From: Conor Dooley <conor@kernel.org>
To: Carlo Caione <ccaione@baylibre.com>
Cc: Stephen Boyd <sboyd@kernel.org>,
Brian Masney <bmasney+clk@redhat.com>,
Jerome Brunet <jbrunet+clk@baylibre.com>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Neil Armstrong <neil.armstrong@linaro.org>,
Jerome Brunet <jbrunet@baylibre.com>,
Kevin Hilman <khilman@baylibre.com>,
Martin Blumenstingl <martin.blumenstingl@googlemail.com>,
Jian Hu <jian.hu@amlogic.com>, Chuan Liu <chuan.liu@amlogic.com>,
linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-amlogic@lists.infradead.org,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 4/7] dt-bindings: clock: Add Amlogic S7 PLL clock controller
Date: Fri, 6 Nov 2026 17:35:46 +0000 [thread overview]
Message-ID: <20261106-armed-spoils-909d7d4f7d21@spud> (raw)
In-Reply-To: <20261106-upstream-s7-clk-v1-4-7d501d62621f@baylibre.com>
[-- Attachment #1.1: Type: text/plain, Size: 4811 bytes --]
On Fri, Nov 06, 2026 at 09:30:27AM +0100, Carlo Caione wrote:
> The S7 PLL controller supplies clock sources for the peripheral clock
> tree and receives its reference clocks through firmware-controlled
> oscillator gates.
>
> Add the binding and clock identifiers needed to describe this
> controller and its connections.
>
> Signed-off-by: Carlo Caione <ccaione@baylibre.com>
This looks okay, but I don't want to sign off on it before seeing an
answer the my quesiton on the other binding.
Thanks,
Conor.
> ---
> .../bindings/clock/amlogic,s7-pll-clkc.yaml | 73 ++++++++++++++++++++++
> include/dt-bindings/clock/amlogic,s7-pll-clkc.h | 42 +++++++++++++
> 2 files changed, 115 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/clock/amlogic,s7-pll-clkc.yaml b/Documentation/devicetree/bindings/clock/amlogic,s7-pll-clkc.yaml
> new file mode 100644
> index 000000000000..e2b5ba5524a7
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/clock/amlogic,s7-pll-clkc.yaml
> @@ -0,0 +1,73 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +# Copyright (c) 2026 BayLibre, SAS.
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/clock/amlogic,s7-pll-clkc.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Amlogic S7 Series PLL Clock Controller
> +
> +maintainers:
> + - Neil Armstrong <neil.armstrong@linaro.org>
> + - Jerome Brunet <jbrunet@baylibre.com>
> + - Carlo Caione <ccaione@baylibre.com>
> +
> +properties:
> + compatible:
> + const: amlogic,s7-pll-clkc
> +
> + reg:
> + maxItems: 1
> +
> + '#clock-cells':
> + const: 1
> +
> + clocks:
> + items:
> + - description: input fixed pll
> + - description: input gp0 pll
> + - description: input hifi pll
> + - description: input hifi1 pll
> + - description: input hdmi pll
> +
> + clock-names:
> + items:
> + - const: fix
> + - const: gp0
> + - const: hifi
> + - const: hifi1
> + - const: hdmi
> +
> +required:
> + - compatible
> + - reg
> + - '#clock-cells'
> + - clocks
> + - clock-names
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + #include <dt-bindings/clock/amlogic,s7-scmi-clkc.h>
> +
> + soc {
> + #address-cells = <2>;
> + #size-cells = <2>;
> +
> + clock-controller@8000 {
> + compatible = "amlogic,s7-pll-clkc";
> + reg = <0x0 0x8000 0x0 0x1e8>;
> + #clock-cells = <1>;
> + clocks = <&scmi_clk CLKID_TOP_PLL_OSC>,
> + <&scmi_clk CLKID_TOP_PLL_OSC>,
> + <&scmi_clk CLKID_TOP_PLL_OSC>,
> + <&scmi_clk CLKID_TOP_PLL_OSC>,
> + <&scmi_clk CLKID_HDMI_PLL_OSC>;
> + clock-names = "fix",
> + "gp0",
> + "hifi",
> + "hifi1",
> + "hdmi";
> + };
> + };
> diff --git a/include/dt-bindings/clock/amlogic,s7-pll-clkc.h b/include/dt-bindings/clock/amlogic,s7-pll-clkc.h
> new file mode 100644
> index 000000000000..4014314a3eb0
> --- /dev/null
> +++ b/include/dt-bindings/clock/amlogic,s7-pll-clkc.h
> @@ -0,0 +1,42 @@
> +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
> +/*
> + * Copyright (c) 2026 BayLibre, SAS.
> + */
> +
> +#ifndef _DT_BINDINGS_CLOCK_AMLOGIC_S7_PLL_CLKC_H
> +#define _DT_BINDINGS_CLOCK_AMLOGIC_S7_PLL_CLKC_H
> +
> +#define CLKID_FIXED_PLL_VCO 0
> +#define CLKID_FIXED_PLL 1
> +#define CLKID_FCLK_DIV2_DIV 2
> +#define CLKID_FCLK_DIV2 3
> +#define CLKID_FCLK_DIV3_DIV 4
> +#define CLKID_FCLK_DIV3 5
> +#define CLKID_FCLK_DIV4_DIV 6
> +#define CLKID_FCLK_DIV4 7
> +#define CLKID_FCLK_DIV5_DIV 8
> +#define CLKID_FCLK_DIV5 9
> +#define CLKID_FCLK_DIV7_DIV 10
> +#define CLKID_FCLK_DIV7 11
> +#define CLKID_FCLK_DIV2P5_DIV 12
> +#define CLKID_FCLK_DIV2P5 13
> +#define CLKID_GP0_PLL_DIV0P5 14
> +#define CLKID_GP0_PLL_VCO 15
> +#define CLKID_GP0_PLL 16
> +#define CLKID_HIFI_PLL_DIV0P5 17
> +#define CLKID_HIFI_PLL_VCO 18
> +#define CLKID_HIFI_PLL 19
> +#define CLKID_HIFI1_PLL_DIV0P5 20
> +#define CLKID_HIFI1_PLL_VCO 21
> +#define CLKID_HIFI1_PLL 22
> +#define CLKID_HDMI_PLL_DIV0P5 23
> +#define CLKID_HDMI_PLL_VCO 24
> +#define CLKID_HDMI_PLL_OD0 25
> +#define CLKID_HDMI_PLL_OD1 26
> +#define CLKID_HDMI_PLL 27
> +#define CLKID_HDMI_PLL_PIX_DIV5 28
> +#define CLKID_HDMI_PLL_PIX_DIV6P25 29
> +#define CLKID_HDMI_PLL_PIX_DIV7P5 30
> +#define CLKID_HDMI_PLL_PIX 31
> +
> +#endif /* _DT_BINDINGS_CLOCK_AMLOGIC_S7_PLL_CLKC_H */
>
> --
> 2.56.0
>
[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
[-- Attachment #2: Type: text/plain, Size: 167 bytes --]
_______________________________________________
linux-amlogic mailing list
linux-amlogic@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-amlogic
next prev parent reply other threads:[~2026-11-06 17:35 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-11-06 8:30 [PATCH 0/7] Add Amlogic S7 clock controllers Carlo Caione
2026-11-06 8:30 ` [PATCH 1/7] dt-bindings: clock: Add Amlogic S7 SCMI clock IDs Carlo Caione
2026-11-06 8:30 ` [PATCH 2/7] clk: meson: pll: Support PLLs without a pre-divider Carlo Caione
2026-11-06 8:35 ` sashiko-bot
2026-11-06 8:30 ` [PATCH 3/7] clk: meson: pll: Support active-low resets Carlo Caione
2026-11-06 8:30 ` [PATCH 4/7] dt-bindings: clock: Add Amlogic S7 PLL clock controller Carlo Caione
2026-11-06 17:35 ` Conor Dooley [this message]
2026-11-06 8:30 ` [PATCH 5/7] clk: amlogic: Add S7 PLL clock controller driver Carlo Caione
2026-11-06 8:51 ` sashiko-bot
2026-11-06 8:30 ` [PATCH 6/7] dt-bindings: clock: Add Amlogic S7 peripherals clock controller Carlo Caione
2026-11-06 17:34 ` Conor Dooley
2026-11-06 8:30 ` [PATCH 7/7] clk: amlogic: Add S7 peripherals clock controller driver Carlo Caione
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20261106-armed-spoils-909d7d4f7d21@spud \
--to=conor@kernel.org \
--cc=bmasney+clk@redhat.com \
--cc=ccaione@baylibre.com \
--cc=chuan.liu@amlogic.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jbrunet+clk@baylibre.com \
--cc=jbrunet@baylibre.com \
--cc=jian.hu@amlogic.com \
--cc=khilman@baylibre.com \
--cc=krzk+dt@kernel.org \
--cc=linux-amlogic@lists.infradead.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=martin.blumenstingl@googlemail.com \
--cc=neil.armstrong@linaro.org \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®