mirror of https://lore.kernel.org/linux-amlogic/
 help / color / mirror / Atom feed
From: Chuan Liu <chuan.liu@amlogic.com>
To: Jerome Brunet <jbrunet@baylibre.com>
Cc: Chuan Liu via B4 Relay <devnull+chuan.liu.amlogic.com@kernel.org>,
	Michael Turquette <mturquette@baylibre.com>,
	Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Neil Armstrong <neil.armstrong@linaro.org>,
	Xianwei Zhao <xianwei.zhao@amlogic.com>,
	Kevin Hilman <khilman@baylibre.com>,
	Martin Blumenstingl <martin.blumenstingl@googlemail.com>,
	linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
	devicetree@vger.kernel.org, linux-amlogic@lists.infradead.org,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v5 5/8] clk: amlogic: Add A5 clock peripherals controller driver
Date: Fri, 20 Mar 2026 18:42:23 +0800	[thread overview]
Message-ID: <86e2c106-1e58-4e1d-bdc0-ab1252f70489@amlogic.com> (raw)
In-Reply-To: <1jbjipviky.fsf@starbuckisacylon.baylibre.com>

Hi Jerome,


>>>> +#define A5_COMP_SEL(_name, _reg, _shift, _mask, _pdata, _table) \
>>>> +     MESON_COMP_SEL(a5_, _name, _reg, _shift, _mask, _pdata, _table, 0, 0)
>>>> +
>>>> +#define A5_COMP_DIV(_name, _reg, _shift, _width) \
>>>> +     MESON_COMP_DIV(a5_, _name, _reg, _shift, _width, 0, CLK_SET_RATE_PARENT)
>>>> +
>>>> +#define A5_COMP_GATE(_name, _reg, _bit, _iflags) \
>>>> +     MESON_COMP_GATE(a5_, _name, _reg, _bit, CLK_SET_RATE_PARENT | (_iflags))
>>>> +
>>> At the top. like C3 and T7
>>
>> Except for A5_COMP_SEL, which differs slightly from T7 due to the
>> additional "_table" parameter, the other macros are consistent with T7.
>>
>> I also asked for your feedback on this in V4 and received your
>> confirmation. Is there anything here that still needs to be updated?
> 
> Reviewing these long patches takes time. I tend to stop reviewing when I
> noticed some feedback was ignored, especially when it is recurrent
> problem. I've told you that already. It is up to you to make sure you are
> not missing anything before re-submitting if you don't want to waste time.
> 

It has been nearly two months since I sent out the V6 version [1], and I 
haven't received your feedback. I'm not sure whether this is because you 
still have concerns about this part of the change?

This approach was already confirmed by you in V4 [2], and I also 
explained it there. There has been no change to this part in V6 compared 
to V5.

This email is not intended to rush you, but just to confirm. If there 
are no objections, please feel free to ignore this message. If you do 
have any concerns, please let me know.

[1] 
https://lore.kernel.org/all/20260123-a5-clk-v6-0-6d3bbf0ec1ea@amlogic.com/
[2] 
https://lore.kernel.org/all/1jldice808.fsf@starbuckisacylon.baylibre.com/

>>
>> [...]
> 
> --
> Jerome


_______________________________________________
linux-amlogic mailing list
linux-amlogic@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-amlogic

  reply	other threads:[~2026-03-20 10:42 UTC|newest]

Thread overview: 15+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-01-08  6:08 [PATCH v5 0/8] clk: amlogic: Add A5 SoC PLLs and Peripheral clock Chuan Liu via B4 Relay
2026-01-08  6:08 ` [PATCH v5 1/8] dt-bindings: clock: Add Amlogic A5 SCMI clock controller support Chuan Liu via B4 Relay
2026-01-08  6:08 ` [PATCH v5 2/8] dt-bindings: clock: Add Amlogic A5 PLL clock controller Chuan Liu via B4 Relay
2026-01-08  6:08 ` [PATCH v5 3/8] dt-bindings: clock: Add Amlogic A5 peripherals " Chuan Liu via B4 Relay
2026-01-08  6:08 ` [PATCH v5 4/8] clk: amlogic: Add A5 PLL clock controller driver Chuan Liu via B4 Relay
2026-01-08  6:08 ` [PATCH v5 5/8] clk: amlogic: Add A5 clock peripherals " Chuan Liu via B4 Relay
2026-01-14  9:25   ` Jerome Brunet
2026-01-19 12:16     ` Chuan Liu
2026-01-19 13:27       ` Jerome Brunet
2026-03-20 10:42         ` Chuan Liu [this message]
2026-01-08  6:08 ` [PATCH v5 6/8] arm64: dts: amlogic: A5: Add scmi-clk node Chuan Liu via B4 Relay
2026-01-10 22:08   ` Martin Blumenstingl
2026-01-12  2:36     ` Chuan Liu
2026-01-08  6:08 ` [PATCH v5 7/8] arm64: dts: amlogic: A5: Add PLL controller node Chuan Liu via B4 Relay
2026-01-08  6:08 ` [PATCH v5 8/8] arm64: dts: amlogic: A5: Add peripheral clock " Chuan Liu via B4 Relay

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=86e2c106-1e58-4e1d-bdc0-ab1252f70489@amlogic.com \
    --to=chuan.liu@amlogic.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=devnull+chuan.liu.amlogic.com@kernel.org \
    --cc=jbrunet@baylibre.com \
    --cc=khilman@baylibre.com \
    --cc=krzk+dt@kernel.org \
    --cc=linux-amlogic@lists.infradead.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=martin.blumenstingl@googlemail.com \
    --cc=mturquette@baylibre.com \
    --cc=neil.armstrong@linaro.org \
    --cc=robh@kernel.org \
    --cc=sboyd@kernel.org \
    --cc=xianwei.zhao@amlogic.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

Powered by JetHome