From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1751148AbdKTJJy convert rfc822-to-8bit (ORCPT <rfc822;w@1wt.eu>);
        Mon, 20 Nov 2017 04:09:54 -0500
Received: from mx.hconet.com ([159.18.7.135]:36917 "EHLO mx.hconet.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1751015AbdKTJJw (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 20 Nov 2017 04:09:52 -0500
From: "sudeep kumar" <sudeepkumar@cem-solutions.net>
To: "=?utf-8?Q?'Andreas_F=C3=A4rber'?=" <afaerber@suse.de>,
        <linux-arm-kernel@lists.infradead.org>
Cc: "'Thomas Liau'" <thomas.liau@actions-semi.com>,
        "'Jeff Chen'" <jeff.chen@actions-semi.com>,
        =?utf-8?B?J+W8oOS4nOmjjic=?= <zhangdf@actions-semi.com>,
        =?utf-8?B?J+WImOeCnCc=?= <liuwei@actions-semi.com>,
        =?utf-8?B?J+W8oOWkqeebiic=?= <tyzhang@actions-semi.com>,
        =?utf-8?B?J+aiheWIqSc=?= <harrymei@actions-semi.com>,
        "'Ioan B'" <ioan@allo.com>, <linux-kernel@vger.kernel.org>,
        "'Rob Herring'" <robh+dt@kernel.org>,
        "'Mark Rutland'" <mark.rutland@arm.com>,
        "'Russell King'" <linux@armlinux.org.uk>, <devicetree@vger.kernel.org>
References: <20171114180114.26408-1-afaerber@suse.de> <20171114180114.26408-4-afaerber@suse.de>
In-Reply-To: <20171114180114.26408-4-afaerber@suse.de>
Subject: RE: [PATCH 3/3] arm: dts: owl-s500: Add Sparky
Date: Mon, 20 Nov 2017 14:32:20 +0530
Message-ID: <003e01d361de$4e1c0710$ea541530$@cem-solutions.net>
MIME-Version: 1.0
Content-Type: text/plain;
        charset="utf-8"
Content-Transfer-Encoding: 8BIT
X-Mailer: Microsoft Outlook 16.0
Thread-Index: AQIw6ROgSR+eDaEvuD9Aw+OqJBGmhAECUMY7olnXg3A=
Content-Language: en-us
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Acked-by : sudeep

-----Original Message-----
From: Andreas Färber [mailto:afaerber@suse.de] 
Sent: Tuesday, November 14, 2017 11:31 PM
To: linux-arm-kernel@lists.infradead.org
Cc: Thomas Liau <thomas.liau@actions-semi.com>; Jeff Chen <jeff.chen@actions-semi.com>; 张东风 <zhangdf@actions-semi.com>; 刘炜 <liuwei@actions-semi.com>; 张天益 <tyzhang@actions-semi.com>; 梅利 <harrymei@actions-semi.com>; Ioan B <ioan@allo.com>; Sudeep Kumar <sudeepkumar@cem-solutions.net>; linux-kernel@vger.kernel.org; Andreas Färber <afaerber@suse.de>; Rob Herring <robh+dt@kernel.org>; Mark Rutland <mark.rutland@arm.com>; Russell King <linux@armlinux.org.uk>; devicetree@vger.kernel.org
Subject: [PATCH 3/3] arm: dts: owl-s500: Add Sparky

Add a Device Tree for the Allo.com Sparky SBC.

Signed-off-by: Andreas Färber <afaerber@suse.de>
---
 arch/arm/boot/dts/Makefile            |  3 ++-
 arch/arm/boot/dts/owl-s500-sparky.dts | 44 +++++++++++++++++++++++++++++++++++
 2 files changed, 46 insertions(+), 1 deletion(-)  create mode 100644 arch/arm/boot/dts/owl-s500-sparky.dts

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index d0381e9caf21..ad77f7656a70 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -707,7 +707,8 @@ dtb-$(CONFIG_ARCH_ORION5X) += \
 	orion5x-rd88f5182-nas.dtb
 dtb-$(CONFIG_ARCH_ACTIONS) += \
 	owl-s500-cubieboard6.dtb \
-	owl-s500-guitar-bb-rev-b.dtb
+	owl-s500-guitar-bb-rev-b.dtb \
+	owl-s500-sparky.dtb
 dtb-$(CONFIG_ARCH_PRIMA2) += \
 	prima2-evb.dtb
 dtb-$(CONFIG_ARCH_OXNAS) += \
diff --git a/arch/arm/boot/dts/owl-s500-sparky.dts b/arch/arm/boot/dts/owl-s500-sparky.dts
new file mode 100644
index 000000000000..f620548c6c0b
--- /dev/null
+++ b/arch/arm/boot/dts/owl-s500-sparky.dts
@@ -0,0 +1,44 @@
+/*
+ * Allo.com Sparky
+ *
+ * Copyright (c) 2017 Andreas Färber
+ *
+ * SPDX-License-Identifier: (GPL-2.0+ OR MIT)  */
+
+/dts-v1/;
+
+#include "owl-s500.dtsi"
+
+/ {
+	compatible = "allo,sparky", "actions,s500";
+	model = "Allo.com Sparky";
+
+	aliases {
+		serial3 = &uart3;
+	};
+
+	chosen {
+		stdout-path = "serial3:115200n8";
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0x0 0x40000000>; /* 1 or 2 GiB */
+	};
+
+	uart3_clk: uart3-clk {
+		compatible = "fixed-clock";
+		clock-frequency = <921600>;
+		#clock-cells = <0>;
+	};
+};
+
+&timer {
+	clocks = <&hosc>;
+};
+
+&uart3 {
+	status = "okay";
+	clocks = <&uart3_clk>;
+};
--
2.13.6