From: <Conor.Dooley@microchip.com>
To: <ajones@ventanamicro.com>
Cc: <tglx@linutronix.de>, <maz@kernel.org>, <robh+dt@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>, <palmer@dabbelt.com>,
<paul.walmsley@sifive.com>, <aou@eecs.berkeley.edu>,
<daniel.lezcano@linaro.org>, <anup@brainfault.org>,
<Conor.Dooley@microchip.com>, <guoren@kernel.org>,
<sagar.kadam@sifive.com>, <jrtc27@jrtc27.com>,
<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-riscv@lists.infradead.org>, <qemu-riscv@nongnu.org>,
<robh@kernel.org>
Subject: Re: [PATCH 3/4] dt-bindings: riscv: add new riscv,isa strings for emulators
Date: Wed, 17 Aug 2022 20:19:59 +0000 [thread overview]
Message-ID: <0486fc52-2794-5c17-5086-049722765449@microchip.com> (raw)
In-Reply-To: <20220817201632.orjcqwu6bihgnnqd@kamzik>
On 17/08/2022 21:16, Andrew Jones wrote:
> On Wed, Aug 17, 2022 at 09:05:22PM +0100, Conor Dooley wrote:
>> From: Conor Dooley <conor.dooley@microchip.com>
>>
>
> I'd say "looks good to me", but it's a regex, so "good" is a strong word.
> Instead, here's a [somewhat tentative]
>
> Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Hey Andrew, unfortunately I messed up mailing this patchset
(I forgot to delete after running format-patch without -v2)
Would you mind responding to what I have labeled as v3?
The content is the same, I just messed up sending!
Thanks for reviewing. I agree with "good" being a strong word
here,
Conor.
next prev parent reply other threads:[~2022-08-17 20:20 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-08-17 20:05 [PATCH 0/4] Fix dt-validate issues on qemu dtbdumps due to dt-bindings Conor Dooley
2022-08-17 20:05 ` [PATCH 1/4] dt-bindings: timer: sifive,clint: add legacy riscv compatible Conor Dooley
2022-08-17 20:05 ` [PATCH 2/4] dt-bindings: interrupt-controller: sifive,plic: " Conor Dooley
2022-08-17 20:05 ` [PATCH 3/4] dt-bindings: riscv: add new riscv,isa strings for emulators Conor Dooley
2022-08-17 20:16 ` Andrew Jones
2022-08-17 20:19 ` Conor.Dooley [this message]
2022-08-17 20:05 ` [NOT-A-PATCH 4/4] dt-bindings: riscv: isa string bonus content Conor Dooley
2022-08-17 20:05 ` [PATCH v2 0/4] Fix dt-validate issues on qemu dtbdumps due to dt-bindings Conor Dooley
2022-08-17 20:07 ` Conor Dooley
2022-08-17 20:05 ` [PATCH v2 1/4] dt-bindings: timer: sifive,clint: add legacy riscv compatible Conor Dooley
2022-08-17 20:05 ` [PATCH v2 1/4] hw/riscv: virt: fix uart node name Conor Dooley
2022-08-18 6:29 ` Conor.Dooley
2022-08-17 20:06 ` [PATCH 0/4] Fix dt-validate issues on qemu dtbdumps due to dt-bindings Conor Dooley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0486fc52-2794-5c17-5086-049722765449@microchip.com \
--to=conor.dooley@microchip.com \
--cc=ajones@ventanamicro.com \
--cc=anup@brainfault.org \
--cc=aou@eecs.berkeley.edu \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=guoren@kernel.org \
--cc=jrtc27@jrtc27.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=maz@kernel.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=qemu-riscv@nongnu.org \
--cc=robh+dt@kernel.org \
--cc=robh@kernel.org \
--cc=sagar.kadam@sifive.com \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®