From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1757496AbdKGLXP (ORCPT <rfc822;w@1wt.eu>);
        Tue, 7 Nov 2017 06:23:15 -0500
Received: from foss.arm.com ([217.140.101.70]:48544 "EHLO foss.arm.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1751792AbdKGLXN (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 7 Nov 2017 06:23:13 -0500
Subject: Re: [PATCH v3 0/9] irqchip: stm32: add stm32h7 support
To: Ludovic Barre <ludovic.Barre@st.com>,
        Thomas Gleixner <tglx@linutronix.de>,
        Jason Cooper <jason@lakedaemon.net>, Rob Herring <robh+dt@kernel.org>
Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com>,
        Alexandre Torgue <alexandre.torgue@st.com>,
        linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        devicetree@vger.kernel.org
References: <1509987819-29599-1-git-send-email-ludovic.Barre@st.com>
From: Marc Zyngier <marc.zyngier@arm.com>
Organization: ARM Ltd
Message-ID: <04d9d728-7f9f-6bc0-bb57-c7bb49817872@arm.com>
Date: Tue, 7 Nov 2017 11:23:09 +0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101
 Thunderbird/52.4.0
MIME-Version: 1.0
In-Reply-To: <1509987819-29599-1-git-send-email-ludovic.Barre@st.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-GB
Content-Transfer-Encoding: 7bit
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Ludovic,

On 06/11/17 17:03, Ludovic Barre wrote:
> From: Ludovic Barre <ludovic.barre@st.com>
> 
> This series adds:
> -Management of multi-bank of external interrupts
> stm32h7 has up to 96 inputs (3 banks of  32 inputs).
> -Fix initial value after cold/hot boot (wakeup issue).
> 
> Changes v3:
> -remove chip.name and handler, already done by
> irq_alloc_domain_generic_chips
> -add Rob ack in dt-bindings commit
> 
> Changes v2:
> -Remove irq_mask and adds const on struct stm32_exti_bank
> -Add wrapper functions pending and ack
> -Replace BITS_PER_LONG by IRQS_PER_BANK
> -Fill commit message on
> "ARM: dts: stm32: add support of exti on stm32h743"
> -Add system config bank for stm32h7
> 
> Ludovic Barre (9):
>   irqchip: stm32: select GENERIC_IRQ_CHIP
>   irqchip: stm32: add multi-bank management
>   dt-bindings: interrupt-controllers: add compatible string for stm32h7
>   irqchip: stm32: add stm32h7 support
>   irqchip: stm32: fix initial values
>   irqchip: stm32: move the wakeup on interrupt mask
>   ARM: dts: stm32: add exti support for stm32h743
>   ARM: dts: stm32: add system config bank node for stm32h743
>   ARM: dts: stm32: add support of exti on stm32h743 pinctrl
> 
>  .../interrupt-controller/st,stm32-exti.txt         |   4 +-
>  arch/arm/boot/dts/stm32h743-pinctrl.dtsi           |  24 +++
>  arch/arm/boot/dts/stm32h743.dtsi                   |  13 ++
>  drivers/irqchip/Kconfig                            |   1 +
>  drivers/irqchip/irq-stm32-exti.c                   | 206 ++++++++++++++++-----
>  5 files changed, 198 insertions(+), 50 deletions(-)
> 

I'm happy to take the first 6 patches through the irqchip tree. How
about the last 3? I'd rather see them routed via armsoc if there is any
risk of merge conflicts.

How do you want to proceed?

Thanks,

	M.
-- 
Jazz is not dead. It just smells funny...