From: Ravi Bangoria <ravi.bangoria@amd.com>
To: "Liang, Kan" <kan.liang@linux.intel.com>
Cc: acme@kernel.org, irogers@google.com, peterz@infradead.org,
rrichter@amd.com, mingo@redhat.com, mark.rutland@arm.com,
jolsa@kernel.org, namhyung@kernel.org, tglx@linutronix.de,
bp@alien8.de, james.clark@arm.com, leo.yan@linaro.org,
ak@linux.intel.com, eranian@google.com, like.xu.linux@gmail.com,
x86@kernel.org, linux-perf-users@vger.kernel.org,
linux-kernel@vger.kernel.org, sandipan.das@amd.com,
ananth.narayan@amd.com, kim.phillips@amd.com,
santosh.shukla@amd.com, Ravi Bangoria <ravi.bangoria@amd.com>
Subject: Re: [PATCH v4 2/5] perf header: Parse non-cpu pmu capabilities
Date: Fri, 27 May 2022 07:52:31 +0530 [thread overview]
Message-ID: <05aa0287-ebc4-b85c-4012-f16870caf0b8@amd.com> (raw)
In-Reply-To: <adf43431-f828-75b2-359e-652c5fc96dc7@linux.intel.com>
On 26-May-22 9:25 PM, Liang, Kan wrote:
>
>
> On 5/26/2022 11:08 AM, Ravi Bangoria wrote:
>> Hi Kan,
>>
>> [...]
>>
>>>> +static int write_pmu_caps(struct feat_fd *ff, struct evlist *evlist __maybe_unused)
>>>> +{
>>>> + struct perf_pmu_caps *caps = NULL;
>>>> + struct perf_pmu *pmu = NULL;
>>>> + u32 nr_pmus = 0;
>>>> + int ret;
>>>> +
>>>> + while ((pmu = perf_pmu__scan(pmu))) {
>>>> + if (!pmu->name || !strncmp(pmu->name, "cpu", 3) ||
>>>> + perf_pmu__caps_parse(pmu) <= 0)
>>>> + continue;
>>>> + nr_pmus++;
>>>> + }
>>>> +
>>>> + ret = do_write(ff, &nr_pmus, sizeof(nr_pmus));
>>>> + if (ret < 0)
>>>> + return ret;
>>>> +
>>>> + if (!nr_pmus)
>>>> + return 0;
>>>> +
>>>> + while ((pmu = perf_pmu__scan(pmu))) {
>>>> + if (!pmu->name || !strncmp(pmu->name, "cpu", 3) || !pmu->nr_caps)
>>>> + continue;
>>>> +
>>>> + ret = do_write_string(ff, pmu->name);
>>>> + if (ret < 0)
>>>> + return ret;
>>>> +
>>>> + ret = do_write(ff, &pmu->nr_caps, sizeof(pmu->nr_caps));
>>>> + if (ret < 0)
>>>> + return ret;
>>>> +
>>>> + list_for_each_entry(caps, &pmu->caps, list) {
>>>> + ret = do_write_string(ff, caps->name);
>>>> + if (ret < 0)
>>>> + return ret;
>>>> +
>>>> + ret = do_write_string(ff, caps->value);
>>>> + if (ret < 0)
>>>> + return ret;
>>>> + }
>>>> + }
>>>
>>> The write_per_cpu_pmu_caps() also does a similar thing. Can we factor out a generic write_pmu_caps() which works for both cpu and non-cpu pmu capabilities?
>>
>> I might be able to do this but..
>>
>>> It seems the print_pmu_caps()/process_pmu_caps() can also does similar factor out.
>>
>> not this, see below..
>>
>>> Actually, more aggressively, why not use the HEADER_PMU_CAPS to replace the HEADER_HYBRID_CPU_PMU_CAPS? The HEADER_HYBRID_CPU_PMU_CAPS is the last header feature. It seems doable. We can always write/print the "cpu_" kind of PMU first to be compatible with the old tools.
>>
>> There are some differences in how capabilities are stored in perf.data header
>> as well as perf_env. In case of HEADER_CPU_PMU_CAPS or
>> HEADER_HYBRID_CPU_PMU_CAPS, all capabilities are stored in a single string
>> separated by NULL character.
>
> I think this is the format for the internal string, not the format of the perf.data header.
Yeah I just realized that after replying. Anyway, thanks for clarifying.
Will change internal format of HEADER_HYBRID_CPU_PMU_CAPS (as well as
HEADER_CPU_PMU_CAPS), and replace HEADER_HYBRID_CPU_PMU_CAPS with
HEADER_PMU_CAPS.
Thanks,
Ravi
next prev parent reply other threads:[~2022-05-27 2:23 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-23 3:39 [PATCH v4 0/5] perf/amd: Zen4 IBS extensions support (tool changes) Ravi Bangoria
2022-05-23 3:39 ` [PATCH v4 1/5] perf record ibs: Warn about sampling period skew Ravi Bangoria
2022-05-23 3:39 ` [PATCH v4 2/5] perf header: Parse non-cpu pmu capabilities Ravi Bangoria
2022-05-23 9:04 ` Jiri Olsa
2022-05-23 13:44 ` Ravi Bangoria
2022-05-24 18:46 ` Liang, Kan
2022-05-26 15:08 ` Ravi Bangoria
2022-05-26 15:55 ` Liang, Kan
2022-05-27 2:22 ` Ravi Bangoria [this message]
2022-05-23 3:39 ` [PATCH v4 3/5] perf/x86/ibs: Add new IBS register bits into header Ravi Bangoria
2022-05-26 15:49 ` Arnaldo Carvalho de Melo
2022-05-27 2:29 ` Ravi Bangoria
2022-05-23 3:39 ` [PATCH v4 4/5] perf tool ibs: Sync amd ibs header file Ravi Bangoria
2022-05-23 3:39 ` [PATCH v4 5/5] perf script ibs: Support new IBS bits in raw trace dump Ravi Bangoria
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=05aa0287-ebc4-b85c-4012-f16870caf0b8@amd.com \
--to=ravi.bangoria@amd.com \
--cc=acme@kernel.org \
--cc=ak@linux.intel.com \
--cc=ananth.narayan@amd.com \
--cc=bp@alien8.de \
--cc=eranian@google.com \
--cc=irogers@google.com \
--cc=james.clark@arm.com \
--cc=jolsa@kernel.org \
--cc=kan.liang@linux.intel.com \
--cc=kim.phillips@amd.com \
--cc=leo.yan@linaro.org \
--cc=like.xu.linux@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-perf-users@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=mingo@redhat.com \
--cc=namhyung@kernel.org \
--cc=peterz@infradead.org \
--cc=rrichter@amd.com \
--cc=sandipan.das@amd.com \
--cc=santosh.shukla@amd.com \
--cc=tglx@linutronix.de \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®