From: "Romli, Khairul Anuar" <khairul.anuar.romli@altera.com>
To: Conor Dooley <conor@kernel.org>
Cc: Moritz Fischer <mdf@kernel.org>, Xu Yilun <yilun.xu@intel.com>,
Tom Rix <trix@redhat.com>, Dinh Nguyen <dinguyen@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
"Rao, Mahesh" <mahesh.rao@altera.com>,
"Ng, Adrian Ho Yin" <adrian.ho.yin.ng@altera.com>,
"Rabara, Niravkumar Laxmidas" <nirav.rabara@altera.com>,
"linux-fpga@vger.kernel.org" <linux-fpga@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>
Subject: Re: [PATCH v5 1/2] dt-bindings: fpga: stratix10: add support for Agilex5
Date: Wed, 19 Nov 2025 01:45:03 +0000 [thread overview]
Message-ID: <07575ce3-eab7-46dd-baad-8a909124a962@altera.com> (raw)
In-Reply-To: <20251119-switch-dubbed-84e2ae59d04c@spud>
On 19/11/2025 9:20 am, Conor Dooley wrote:
> On Wed, Nov 19, 2025 at 07:34:18AM +0800, Khairul Anuar Romli wrote:
>> Agilex5 introduces changes in how reserved memory is mapped and accessed
>> compared to previous SoC generations. Agilex5 compatible allows stratix10-
>> FPGA manager driver to handle these changes.
>>
>> Fallback is added for driver probe and init that rely on matching of table
>> and DT node.
>>
>> Reviewed-by: Xu Yilun <yilun.xu@intel.com>
>> Signed-off-by: Khairul Anuar Romli <khairul.anuar.romli@altera.com>
>> ---
>> Changes in v5:
>> - Revert to oneOf and use enum without items.
>> Changes in v4:
>> - Remove redundant "items - enum" as suggested in v3.
>> - Simplify compatible property to use contains instead of oneOf.
>> - Validate fallback and non-fallback DT. Also validate binding with
>> dt_binding_check.
>> Changes in v3:
>> - Add description for Agilex5 Device
>> - Add and define fallback to "intel,agilex-soc-fpga-mgr"
>> - Validate against Agilex and Stratix10 (non-fallback) and Agilex5
>> (fallback)
>> Changes in v2:
>> - No changes in this patch
>> ---
>> .../bindings/fpga/intel,stratix10-soc-fpga-mgr.yaml | 10 +++++++---
>> 1 file changed, 7 insertions(+), 3 deletions(-)
>>
>> diff --git a/Documentation/devicetree/bindings/fpga/intel,stratix10-soc-fpga-mgr.yaml b/Documentation/devicetree/bindings/fpga/intel,stratix10-soc-fpga-mgr.yaml
>> index 6e536d6b28a9..14437dfc47a4 100644
>> --- a/Documentation/devicetree/bindings/fpga/intel,stratix10-soc-fpga-mgr.yaml
>> +++ b/Documentation/devicetree/bindings/fpga/intel,stratix10-soc-fpga-mgr.yaml
>> @@ -20,9 +20,13 @@ description:
>>
>> properties:
>> compatible:
>> - enum:
>> - - intel,stratix10-soc-fpga-mgr
>> - - intel,agilex-soc-fpga-mgr
>> + oneOf:
>> + - enum:
>> + - intel,stratix10-soc-fpga-mgr
>> + - intel,agilex-soc-fpga-mgr
>
> Great, you've fixed this part.
>
>> + - enum:
>> + - intel,agilex5-soc-fpga-mgr
>> + const: intel,agilex-soc-fpga-mgr
>
> But unfortunately this is wrong, and you should have noticed it
> because the dts patch you have will produce a warning.
> This one actually does need the items, you had it right in v3.
> You'll note that my v3 feedback specifically said "this construct" and
> was inserted at the point of the redundant single item items list:
> https://lore.kernel.org/all/20251114-countless-vantage-6e18528d2e31@spud/
>
> pw-bot: changes-requested
>
> Please take some time to both test and understand the change you are
> making.
>
> Thanks,
> Conor.
>
Yeap, this is the part that I am seeing warning during the test and I am
trying to resolved it now.
I will go through other bindings with rg --multiline that you shared and
will send next version after all the test is done.
Thank You.
Best Regards,
Khairul
>>
>> required:
>> - compatible
>> --
>> 2.43.7
>>
next prev parent reply other threads:[~2025-11-19 1:45 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-18 23:34 [PATCH v5 0/2] Enable FPGA Manager " Khairul Anuar Romli
2025-11-18 23:34 ` [PATCH v5 1/2] dt-bindings: fpga: stratix10: add " Khairul Anuar Romli
2025-11-19 1:20 ` Conor Dooley
2025-11-19 1:45 ` Romli, Khairul Anuar [this message]
2025-11-19 17:49 ` Conor Dooley
2025-11-18 23:34 ` [PATCH v5 2/2] arm64: dts: agilex5: add fpga-region and fpga-mgr nodes Khairul Anuar Romli
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=07575ce3-eab7-46dd-baad-8a909124a962@altera.com \
--to=khairul.anuar.romli@altera.com \
--cc=adrian.ho.yin.ng@altera.com \
--cc=conor+dt@kernel.org \
--cc=conor@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dinguyen@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-fpga@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mahesh.rao@altera.com \
--cc=mdf@kernel.org \
--cc=nirav.rabara@altera.com \
--cc=robh@kernel.org \
--cc=trix@redhat.com \
--cc=yilun.xu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®