From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1753555AbbJHII0 (ORCPT <rfc822;w@1wt.eu>);
	Thu, 8 Oct 2015 04:08:26 -0400
Received: from szxga03-in.huawei.com ([119.145.14.66]:22790 "EHLO
	szxga03-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1752548AbbJHIHH (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Thu, 8 Oct 2015 04:07:07 -0400
From: Chen Feng <puck.chen@hisilicon.com>
To: <puck.chen@hisilicon.com>, <joro@8bytes.org>,
        <iommu@lists.linux-foundation.org>, <linux-kernel@vger.kernel.org>,
        <robh+dt@kernel.org>, <pawel.moll@arm.com>,
        <haojian.zhuang@linaro.org>, <devicetree@vger.kernel.org>,
        <xuwei5@hisilicon.com>, <xuyiping@hisilicon.com>, <w.f@huawei.com>,
        <kong.kongxinwei@hisilicon.com>, <z.liuxinliang@hisilicon.com>,
        <yudongbin@hisilicon.com>, <weidong2@hisilicon.com>,
        <saberlily.xia@hisilicon.com>
CC: <linuxarm@huawei.com>, <dan.zhao@hisilicon.com>,
        <peter.panshilin@hisilicon.com>, <qijiwen@hisilicon.com>
Subject: [PATCH 3/3] arm64: dts: Add dts node for hi6220 iommu
Date: Thu, 8 Oct 2015 15:45:48 +0800
Message-ID: <1444290348-66509-3-git-send-email-puck.chen@hisilicon.com>
X-Mailer: git-send-email 1.9.1
In-Reply-To: <1444290348-66509-1-git-send-email-puck.chen@hisilicon.com>
References: <1444290348-66509-1-git-send-email-puck.chen@hisilicon.com>
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [10.141.105.115]
X-CFilter-Loop: Reflected
X-Mirapoint-Virus-RAPID-Raw: score=unknown(0),
	refid=str=0001.0A090205.5616235A.009F,ss=1,re=0.000,recu=0.000,reip=0.000,cl=1,cld=1,fgs=0,
	ip=0.0.0.0,
	so=2013-05-26 15:14:31,
	dmn=2013-03-21 17:37:32
X-Mirapoint-Loop-Id: 9edce7ff20bb7ae075f126e1565b3abc
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Signed-off-by: Chen Feng <puck.chen@hisilicon.com>
Signed-off-by: Yu Dongbin <yudongbin@hisilicon.com>
---
 arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 15 +++++++++++++++
 1 file changed, 15 insertions(+)

diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
index 3f03380..3ef33b4 100644
--- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
+++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
@@ -5,6 +5,7 @@
  */
 
 #include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/clock/hi6220-clock.h>
 
 / {
 	compatible = "hisilicon,hi6220";
@@ -167,5 +168,19 @@
 			clocks = <&ao_ctrl 36>, <&ao_ctrl 36>;
 			clock-names = "uartclk", "apb_pclk";
 		};
+
+		smmu@f4210000 {
+			compatible = "hisilicon,hi6220-smmu";
+			reg = <0x0 0xf4210000 0x0 0x1000>;
+			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sys_ctrl HI6220_MMU_CLK>,
+				 <&media_ctrl HI6220_MED_MMU>,
+				 <&sys_ctrl HI6220_MEDIA_PLL_SRC>;
+			clock-names = "smmu_clk",
+				      "media_sc_clk",
+				      "smmu_peri_clk";
+			#iommu-cells = <1>;
+		};
+
 	};
 };
-- 
1.9.1