mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Qais Yousef <qais.yousef@imgtec.com>
To: <linux-kernel@vger.kernel.org>
Cc: <tglx@linutronix.de>, <jason@lakedaemon.net>,
	<marc.zyngier@arm.com>, <jiang.liu@linux.intel.com>,
	<ralf@linux-mips.org>, <linux-mips@linux-mips.org>,
	<lisa.parratt@imgtec.com>, Qais Yousef <qais.yousef@imgtec.com>
Subject: [PATCH v4 19/19] irqchip/mips-gic: Add new DT property to reserve IPIs
Date: Tue, 8 Dec 2015 13:20:30 +0000	[thread overview]
Message-ID: <1449580830-23652-20-git-send-email-qais.yousef@imgtec.com> (raw)
In-Reply-To: <1449580830-23652-1-git-send-email-qais.yousef@imgtec.com>

The new property will allow to specify the range of GIC hwirqs to use for IPIs.

This is an optinal property. We preserve the previous behaviour of allocating
the last 2 * gic_vpes if it's not specified or DT is not supported.

Signed-off-by: Qais Yousef <qais.yousef@imgtec.com>
Acked-by: Rob Herring <robh@kernel.org>
---
 .../devicetree/bindings/interrupt-controller/mips-gic.txt    |  7 +++++++
 drivers/irqchip/irq-mips-gic.c                               | 12 ++++++++++--
 2 files changed, 17 insertions(+), 2 deletions(-)

diff --git a/Documentation/devicetree/bindings/interrupt-controller/mips-gic.txt b/Documentation/devicetree/bindings/interrupt-controller/mips-gic.txt
index aae4c384ee1f..173595305e26 100644
--- a/Documentation/devicetree/bindings/interrupt-controller/mips-gic.txt
+++ b/Documentation/devicetree/bindings/interrupt-controller/mips-gic.txt
@@ -23,6 +23,12 @@ Optional properties:
 - mti,reserved-cpu-vectors : Specifies the list of CPU interrupt vectors
   to which the GIC may not route interrupts.  Valid values are 2 - 7.
   This property is ignored if the CPU is started in EIC mode.
+- mti,reserved-ipi-vectors : Specifies the range of GIC interrupts that are
+  reserved for IPIs.
+  It accepts 2 values, the 1st is the starting interrupt and the 2nd is the size
+  of the reserved range.
+  If not specified, the driver will allocate the last 2 * number of VPEs in the
+  system.
 
 Required properties for timer sub-node:
 - compatible : Should be "mti,gic-timer".
@@ -44,6 +50,7 @@ Example:
 		#interrupt-cells = <3>;
 
 		mti,reserved-cpu-vectors = <7>;
+		mti,reserved-ipi-vectors = <40 8>;
 
 		timer {
 			compatible = "mti,gic-timer";
diff --git a/drivers/irqchip/irq-mips-gic.c b/drivers/irqchip/irq-mips-gic.c
index 8c86d9361a6f..d9535a308788 100644
--- a/drivers/irqchip/irq-mips-gic.c
+++ b/drivers/irqchip/irq-mips-gic.c
@@ -957,6 +957,7 @@ static void __init __gic_init(unsigned long gic_base_addr,
 			      struct device_node *node)
 {
 	unsigned int gicconfig;
+	unsigned int v[2];
 
 	__gic_base_addr = gic_base_addr;
 
@@ -1027,8 +1028,15 @@ static void __init __gic_init(unsigned long gic_base_addr,
 
 	gic_ipi_domain->bus_token = DOMAIN_BUS_IPI;
 
-	/* Make the last 2 * gic_vpes available for IPIs */
-	bitmap_set(ipi_resrv, gic_shared_intrs - 2 * gic_vpes, 2 * gic_vpes);
+	if (node &&
+	    !of_property_read_u32_array(node, "mti,reserved-ipi-vectors", v, 2)) {
+		bitmap_set(ipi_resrv, v[0], v[1]);
+	} else {
+		/* Make the last 2 * gic_vpes available for IPIs */
+		bitmap_set(ipi_resrv,
+			   gic_shared_intrs - 2 * gic_vpes,
+			   2 * gic_vpes);
+	}
 
 	gic_basic_init();
 }
-- 
2.1.0


  parent reply	other threads:[~2015-12-08 13:21 UTC|newest]

Thread overview: 40+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-12-08 13:20 [PATCH v4 00/19] Implement generic IPI support mechanism Qais Yousef
2015-12-08 13:20 ` [PATCH v4 01/19] genirq: Add new IRQ_DOMAIN_FLAGS_IPI Qais Yousef
2016-02-25 10:00   ` [tip:irq/core] genirq: Add new IPI irqdomain flags tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 02/19] genirq: Add DOMAIN_BUS_IPI Qais Yousef
2016-02-25 10:00   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 03/19] genirq: Add GENERIC_IRQ_IPI Kconfig symbol Qais Yousef
2016-02-25 10:01   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 04/19] genirq: Add struct ipi_mapping and its helper functions Qais Yousef
2015-12-08 13:20 ` [PATCH v4 05/19] genirq: Add ipi_offset to irq_common_data Qais Yousef
2016-02-25 10:01   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 06/19] genirq: Add an extra comment about the use of affinity in irq_common_data Qais Yousef
2016-02-25 10:01   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 07/19] genirq: Make irq_domain_alloc_descs() non static Qais Yousef
2016-02-25 10:02   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 08/19] genirq: Add a new generic IPI reservation code to irq core Qais Yousef
2016-02-25 10:02   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 09/19] genirq: Add a new function to get IPI reverse mapping Qais Yousef
2016-02-25 10:02   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 10/19] genirq: Add a new irq_send_ipi() to irq_chip Qais Yousef
2016-02-25 10:03   ` [tip:irq/core] genirq: Add send_ipi callbacks " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 11/19] genirq: Implement ipi_send_{mask, single}() Qais Yousef
2016-02-25 10:03   ` [tip:irq/core] genirq: Implement ipi_send_mask/single() tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 12/19] irqchip/mips-gic: Add a IPI hierarchy domain Qais Yousef
2016-02-25 10:03   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 13/19] irqchip/mips-gic: Add device " Qais Yousef
2016-02-25 10:04   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 14/19] irqchip/mips-gic: Use gic_vpes instead of NR_CPUS Qais Yousef
2016-02-25 10:04   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 15/19] irqchip/mips-gic: Clear percpu_masks correctly when mapping Qais Yousef
2016-02-25 10:04   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 16/19] MIPS: Add generic SMP IPI support Qais Yousef
2016-02-25 10:05   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 17/19] MIPS: Make smp CMP, CPS and MT use the new generic IPI functions Qais Yousef
2015-12-09 10:30   ` kbuild test robot
2016-02-25 10:05   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` [PATCH v4 18/19] MIPS: Delete smp-gic.c Qais Yousef
2016-02-25 10:05   ` [tip:irq/core] " tip-bot for Qais Yousef
2015-12-08 13:20 ` Qais Yousef [this message]
2016-02-25 10:06   ` [tip:irq/core] irqchip/mips-gic: Add new DT property to reserve IPIs tip-bot for Qais Yousef
2015-12-08 21:20 ` [PATCH v4 00/19] Implement generic IPI support mechanism Thomas Gleixner

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1449580830-23652-20-git-send-email-qais.yousef@imgtec.com \
    --to=qais.yousef@imgtec.com \
    --cc=jason@lakedaemon.net \
    --cc=jiang.liu@linux.intel.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-mips@linux-mips.org \
    --cc=lisa.parratt@imgtec.com \
    --cc=marc.zyngier@arm.com \
    --cc=ralf@linux-mips.org \
    --cc=tglx@linutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®