From: matthew.gerlach@linux.intel.com
To: atull@opensource.altera.com, moritz.fischer@ettus.com,
linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org,
devicetree@vger.kernel.org, robh+dt@kernel.org,
mark.rutland@arm.com
Cc: Matthew Gerlach <matthew.gerlach@linux.intel.com>
Subject: [PATCH 3/4] fpga dt: bindings for Altera Partial Reconfiguraion IP.
Date: Wed, 15 Feb 2017 13:10:37 -0800 [thread overview]
Message-ID: <1487193038-3490-4-git-send-email-matthew.gerlach@linux.intel.com> (raw)
In-Reply-To: <1487193038-3490-1-git-send-email-matthew.gerlach@linux.intel.com>
From: Matthew Gerlach <matthew.gerlach@linux.intel.com>
Device Tree bindings for Altera Partial Reconfiguraion IP?
Signed-off-by: Matthew Gerlach <matthew.gerlach@linux.intel.com>
---
Documentation/devicetree/bindings/fpga/altera-pr-ip.txt | 12 ++++++++++++
1 file changed, 12 insertions(+)
create mode 100644 Documentation/devicetree/bindings/fpga/altera-pr-ip.txt
diff --git a/Documentation/devicetree/bindings/fpga/altera-pr-ip.txt b/Documentation/devicetree/bindings/fpga/altera-pr-ip.txt
new file mode 100644
index 0000000..ada821f
--- /dev/null
+++ b/Documentation/devicetree/bindings/fpga/altera-pr-ip.txt
@@ -0,0 +1,12 @@
+Altera Partial Reconfiguration IP
+
+Required properties:
+- compatible : should contain "altr,pr-ip"
+- reg : base address and size for memory mapped io.
+
+Example:
+
+ fpga_mgr: fpga-mgr@ff20c000 {
+ compatible = "altr,pr-ip";
+ reg = <0xff20c000 0x10>;
+ };
--
2.7.4
next prev parent reply other threads:[~2017-02-15 21:11 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-02-15 21:10 [PATCH 0/4] Altera Partial Reconfiguration IP matthew.gerlach
2017-02-15 21:10 ` [PATCH 1/4] fpga: add config complete timeout matthew.gerlach
2017-02-15 21:10 ` [PATCH 2/4] fpga pr ip: Core driver support for Altera Partial Reconfiguration IP matthew.gerlach
2017-02-16 17:35 ` Moritz Fischer
2017-02-16 22:47 ` matthew.gerlach
2017-02-15 21:10 ` matthew.gerlach [this message]
2017-02-17 13:31 ` [PATCH 3/4] fpga dt: bindings for Altera Partial Reconfiguraion IP Dinh Nguyen
2017-02-17 15:20 ` Moritz Fischer
2017-02-27 14:32 ` Rob Herring
2017-02-27 16:27 ` matthew.gerlach
2017-02-15 21:10 ` [PATCH 4/4] fpga pr ip: Platform driver for Altera Partial Reconfiguration IP matthew.gerlach
2017-02-26 22:51 ` kbuild test robot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1487193038-3490-4-git-send-email-matthew.gerlach@linux.intel.com \
--to=matthew.gerlach@linux.intel.com \
--cc=atull@opensource.altera.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-fpga@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=moritz.fischer@ettus.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®