From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1751470AbdLNKDv (ORCPT <rfc822;w@1wt.eu>);
        Thu, 14 Dec 2017 05:03:51 -0500
Received: from mail-wm0-f65.google.com ([74.125.82.65]:43350 "EHLO
        mail-wm0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1750844AbdLNKDt (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 14 Dec 2017 05:03:49 -0500
X-Google-Smtp-Source: ACJfBos/DTyfAr1sj6VhL+zE5K3EVjoN1uzChQYqSn3MgXqTxKzp3Vz1yW43NhK4lrnmyQU96xtFcg==
Message-ID: <1513245826.32163.7.camel@baylibre.com>
Subject: Re: [PATCH v7 0/6] add clk controller driver for Meson-AXG SoC
From: Jerome Brunet <jbrunet@baylibre.com>
To: Yixun Lan <yixun.lan@amlogic.com>,
        Neil Armstrong <narmstrong@baylibre.com>,
        Kevin Hilman <khilman@baylibre.com>
Cc: Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@codeaurora.org>, Carlo Caione <carlo@caione.org>,
        Qiufang Dai <qiufang.dai@amlogic.com>, Jian Hu <jian.hu@amlogic.com>,
        linux-amlogic@lists.infradead.org, devicetree@vger.kernel.org,
        linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        linux-kernel@vger.kernel.org
Date: Thu, 14 Dec 2017 11:03:46 +0100
In-Reply-To: <20171211141348.22048-1-yixun.lan@amlogic.com>
References: <20171211141348.22048-1-yixun.lan@amlogic.com>
Content-Type: text/plain; charset="UTF-8"
X-Mailer: Evolution 3.26.2 (3.26.2-1.fc27) 
Mime-Version: 1.0
Content-Transfer-Encoding: 7bit
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Mon, 2017-12-11 at 22:13 +0800, Yixun Lan wrote:
> Qiufang Dai (3):
>   clk: meson-axg: add clocks dt-bindings required header
>   clk: meson-axg: add clock controller drivers
>   arm64: dts: meson-axg: add clock DT info for Meson AXG SoC
> 
> Yixun Lan (3):
>   clk: meson: make the spinlock naming more specific
>   dt-bindings: clock: add compatible variant for the Meson-AXG
>   arm64: dts: meson-axg: switch uart_ao clock to CLK81
> 
>  .../bindings/clock/amlogic,gxbb-clkc.txt           |   7 +-
>  arch/arm64/Kconfig.platforms                       |   1 +
>  arch/arm64/boot/dts/amlogic/meson-axg-s400.dts     |   2 +
>  arch/arm64/boot/dts/amlogic/meson-axg.dtsi         |  19 +-
>  drivers/clk/meson/Kconfig                          |   8 +
>  drivers/clk/meson/Makefile                         |   1 +
>  drivers/clk/meson/axg.c                            | 936 +++++++++++++++++++++
>  drivers/clk/meson/axg.h                            | 126 +++
>  drivers/clk/meson/clkc.h                           |   2 +-
>  drivers/clk/meson/gxbb.c                           | 112 +--
>  drivers/clk/meson/meson8b.c                        |  24 +-
>  include/dt-bindings/clock/axg-clkc.h               |  71 ++
>  12 files changed, 1234 insertions(+), 75 deletions(-)
>  create mode 100644 drivers/clk/meson/axg.c
>  create mode 100644 drivers/clk/meson/axg.h
>  create mode 100644 include/dt-bindings/clock/axg-clkc.h

Kevin, 

I took the first 4 patches through clk-meson. I left the last 2 for you.

I have applied the DT bindings update separately.
Let me know if you have dependency on these new bindings and need a tag.

Cheers
Jerome