From: kan.liang@intel.com
To: tglx@linutronix.de, peterz@infradead.org, mingo@redhat.com,
linux-kernel@vger.kernel.org
Cc: acme@kernel.org, eranian@google.com, ak@linux.intel.com,
Kan Liang <Kan.liang@intel.com>
Subject: [PATCH V6 3/8] perf/x86/intel/uncore: correct fixed counter index check in generic code
Date: Thu, 25 Jan 2018 12:13:43 -0800 [thread overview]
Message-ID: <1516911228-5293-3-git-send-email-kan.liang@intel.com> (raw)
In-Reply-To: <1516911228-5293-1-git-send-email-kan.liang@intel.com>
From: Kan Liang <Kan.liang@intel.com>
There is no index which is bigger than UNCORE_PMC_IDX_FIXED. The only
exception is client IMC uncore. It has customized function to deal with
the 'UNCORE_PMC_IDX_FIXED + 1' case. It does not touch the generic code.
For generic code, it is not correct to use >= to check fixed counter.
The code quality issue will bring problem when new counter index is
introduced.
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Kan Liang <Kan.liang@intel.com>
---
No changes since V5
arch/x86/events/intel/uncore.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/x86/events/intel/uncore.c b/arch/x86/events/intel/uncore.c
index 7874c98..603bf11 100644
--- a/arch/x86/events/intel/uncore.c
+++ b/arch/x86/events/intel/uncore.c
@@ -218,7 +218,7 @@ void uncore_perf_event_update(struct intel_uncore_box *box, struct perf_event *e
u64 prev_count, new_count, delta;
int shift;
- if (event->hw.idx >= UNCORE_PMC_IDX_FIXED)
+ if (event->hw.idx == UNCORE_PMC_IDX_FIXED)
shift = 64 - uncore_fixed_ctr_bits(box);
else
shift = 64 - uncore_perf_ctr_bits(box);
--
2.7.4
next prev parent reply other threads:[~2018-01-25 20:15 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-01-25 20:13 [PATCH V6 1/8] perf/x86/intel/uncore: customized event_read for client IMC uncore kan.liang
2018-01-25 20:13 ` [PATCH V6 2/8] perf/x86/intel/uncore: correct fixed counter index check for NHM kan.liang
2018-01-25 20:13 ` kan.liang [this message]
2018-01-25 20:13 ` [PATCH V6 4/8] perf/x86/intel/uncore: add new data structures for free running counters kan.liang
2018-01-25 20:13 ` [PATCH V6 5/8] perf/x86/intel/uncore: add infrastructure for free running counter kan.liang
2018-03-17 9:34 ` Peter Zijlstra
2018-03-19 13:00 ` Liang, Kan
2018-01-25 20:13 ` [PATCH V6 6/8] perf/x86/intel/uncore: SKX support for IIO free running counters kan.liang
2018-01-25 20:13 ` [PATCH V6 7/8] perf/x86/intel/uncore: expose uncore_pmu_event functions kan.liang
2018-01-25 20:13 ` [PATCH V6 8/8] perf/x86/intel/uncore: clean up client IMC uncore kan.liang
2018-03-16 16:48 ` [PATCH V6 1/8] perf/x86/intel/uncore: customized event_read for " Liang, Kan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1516911228-5293-3-git-send-email-kan.liang@intel.com \
--to=kan.liang@intel.com \
--cc=acme@kernel.org \
--cc=ak@linux.intel.com \
--cc=eranian@google.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=peterz@infradead.org \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
Powered by JetHome