From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.1 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 15FA7C07E85 for ; Fri, 7 Dec 2018 09:56:22 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id D14DC20989 for ; Fri, 7 Dec 2018 09:56:21 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=linaro.org header.i=@linaro.org header.b="CLZtFOZj" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org D14DC20989 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linaro.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726074AbeLGJ4U (ORCPT ); Fri, 7 Dec 2018 04:56:20 -0500 Received: from mail-wr1-f68.google.com ([209.85.221.68]:37727 "EHLO mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725995AbeLGJ4Q (ORCPT ); Fri, 7 Dec 2018 04:56:16 -0500 Received: by mail-wr1-f68.google.com with SMTP id j10so3207620wru.4 for ; Fri, 07 Dec 2018 01:56:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=bxxkWbXvkYGqIeLqYBC5ySezjbblFHISKHwaIRuZ2sA=; b=CLZtFOZjBDIyzPIOLBqVmvJQLCJ7qRJHWugIZ8yGyxM+c9KR/1lXDS7A7hkSr8VfuO By4e23wgjXQ4PyqlklRLqrrbQTKByzzYwQJZwvrPN1zJR+y4PrsPT9+i4xnyCDTzND67 wKpNNeYqw+YHdvW/oCGg3EWeRRJQ6YtwXKq4s= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=bxxkWbXvkYGqIeLqYBC5ySezjbblFHISKHwaIRuZ2sA=; b=PojcSQ0i4aKc7jJk4EFxAO85eXzYYBsCDYhMGOKDFxs3NOk3X4ho+vTwpVBkm5sMqG zymwnCtvOFkHY4MJDZxAjZ2JRiIfOeObCCSAMIDAvH9cFuMjHM3Qo/FO+CN5hr8POsUV xExMnBK8VX2BGq/A4T+G3K3qe812fMibaJSEuQzM3BOZ119B/E6brB0P2zid0p6xxsN5 9iX+QtSq8ko7S8HYc6Ml5d7hzXx4EyOg6WM1ofgd3UnTK9RHbtP9t0XIOkfors9cptPn CoBvPqvVaOflzv7FIQkQcIC1E4ylzPzSN1qfnNMG1ORy4IjKSvlnRFE48BIq0mrKEl1S UxDQ== X-Gm-Message-State: AA+aEWbHrxxnHlw0SlywZ09x0a/9r4m3zsJfOiZScVJa8q/hPAGldG1e cpKEOes5IvTRWDYT0Cyw5fEEZRG18FQ= X-Google-Smtp-Source: AFSGD/Xtb9f+h56HjFu8kVZbjl8aVLmpTM7BWjoMxaRvdCV8sesVt3l0BhAJQjOji98kXjdlJLXISw== X-Received: by 2002:a5d:480d:: with SMTP id l13mr1309494wrq.175.1544176573927; Fri, 07 Dec 2018 01:56:13 -0800 (PST) Received: from localhost.localdomain (58.red-81-47-145.staticip.rima-tde.net. [81.47.145.58]) by smtp.gmail.com with ESMTPSA id h129sm3153776wma.0.2018.12.07.01.56.12 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 07 Dec 2018 01:56:13 -0800 (PST) From: Jorge Ramirez-Ortiz To: jorge.ramirez-ortiz@linaro.org, gregkh@linuxfoundation.org, robh+dt@kernel.org, mark.rutland@arm.com, kishon@ti.com Cc: linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, shawn.guo@linaro.org, vkoul@kernel.org Subject: [PATCH 1/2] dt-bindings: Add Qualcomm USB Super-Speed PHY bindings Date: Fri, 7 Dec 2018 10:55:57 +0100 Message-Id: <1544176558-7946-2-git-send-email-jorge.ramirez-ortiz@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1544176558-7946-1-git-send-email-jorge.ramirez-ortiz@linaro.org> References: <1544176558-7946-1-git-send-email-jorge.ramirez-ortiz@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Binding description for Qualcomm's Synopsys 1.0.0 super-speed PHY controller embedded in QCS404. Based on Sriharsha Allenki's original definitions. Signed-off-by: Jorge Ramirez-Ortiz Reviewed-by: Vinod Koul --- .../devicetree/bindings/usb/qcom,usb-ssphy.txt | 78 ++++++++++++++++++++++ 1 file changed, 78 insertions(+) create mode 100644 Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt diff --git a/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt b/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt new file mode 100644 index 0000000..fcf4e01 --- /dev/null +++ b/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt @@ -0,0 +1,78 @@ +Qualcomm Synopsys 1.0.0 SS phy controller +=========================================== + +Synopsys 1.0.0 ss phy controller supports SS usb connectivity on Qualcomm +chipsets + +Required properties: + +- compatible: + Value type: + Definition: Should contain "qcom,usb-ssphy". + +- reg: + Value type: + Definition: USB PHY base address and length of the register map. + +- #phy-cells: + Value type: + Definition: Should be 0. See phy/phy-bindings.txt for details. + +- clocks: + Value type: + Definition: See clock-bindings.txt section "consumers". List of + three clock specifiers for reference, phy core and + pipe clocks. + +- clock-names: + Value type: + Definition: Names of the clocks in 1-1 correspondence with the "clocks" + property. Must contain "ref", "phy" and "pipe". + +- vdd-supply: + Value type: + Definition: phandle to the regulator VDD supply node. + +- vdda1p8-supply: + Value type: + Definition: phandle to the regulator 1.8V supply node. + +- qcom,vdd-voltage-level: + Value type: + Definition: This is a list of three integer values where + each value corresponding to voltage corner in uV. + +Optional child nodes: + +- vbus-supply: + Value type: + Definition: phandle to the VBUS supply node. + +- resets: + Value type: + Definition: See reset.txt section "consumers". PHY reset specifiers + for phy core and COR resets. + +- reset-names: + Value type: + Definition: Names of the resets in 1-1 correspondence with the "resets" + property. Must contain "com" and "phy". + +Example: + +usb3_phy: phy@78000 { + compatible = "qcom,usb-ssphy"; + reg = <0x78000 0x400>; + #phy-cells = <0>; + clocks = <&rpmcc RPM_SMD_LN_BB_CLK>, + <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>, + <&gcc GCC_USB3_PHY_PIPE_CLK>; + clock-names = "ref", "phy", "pipe"; + resets = <&gcc GCC_USB3_PHY_BCR>, + <&gcc GCC_USB3PHY_PHY_BCR>; + reset-names = "com", "phy"; + vdd-supply = <&vreg_l3_1p05>; + vdda1p8-supply = <&vreg_l5_1p8>; + vbus-supply = <&usb3_vbus_reg>; + qcom,vdd-voltage-level = <0 1050000 1050000>; +}; -- 2.7.4