From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.1 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id BDB58C43387 for ; Fri, 4 Jan 2019 20:57:00 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 82D1C218D8 for ; Fri, 4 Jan 2019 20:57:00 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=linaro.org header.i=@linaro.org header.b="frlkucFg" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726440AbfADU47 (ORCPT ); Fri, 4 Jan 2019 15:56:59 -0500 Received: from mail-pl1-f196.google.com ([209.85.214.196]:41734 "EHLO mail-pl1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726287AbfADU4m (ORCPT ); Fri, 4 Jan 2019 15:56:42 -0500 Received: by mail-pl1-f196.google.com with SMTP id u6so17914561plm.8 for ; Fri, 04 Jan 2019 12:56:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=mluqNjdniwZ3q2XPDP8Vknoki8jxvzTwERPto/u6ouE=; b=frlkucFgSDyPCcJoGsMZqxujSBZOIyBbj2XCLiPcRg7bt6kO771AWBDlDUGFeD0rkh 81EmKCrsKffmj1dweXs3hMTXkL5OjgZrf4jzmFB7MtHXFHw+KWKHfK3zqcygCuY+zgcb 5nZz+WmcIkdr/leRtM3W8d7OM+RWlUoer0yKM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=mluqNjdniwZ3q2XPDP8Vknoki8jxvzTwERPto/u6ouE=; b=Kk0gwmY2VLNVLqGlDj2mMkljaHya63ZNg2EAhBlgDHXPq+Z2Gu8eI5jFBhLKMtB5tP 7m9zHha0dirWy569BkapuSr6DKKiBJd4iw0z4Xun7+i1kJsEsBiyMjK3j3XKeNNyFZhh drHFmSPE0Fm5/lCi9WjDbXc091iR5LEbxUEiaox5ecrLNstXIpWdobgRqQXs6O61S15A OduO6j+zb1vvtk90C791vTRuOBN0XyoBTTr/j0rBvp854+DYTDF5pDk0hXSKyc35qQm1 GGX3Hu40sY7/jCUs6uSb2PPmhS/PbId0RjEnVelWiArDkrRO+IR+uBfXslJ49AJJ6fSn 5XtA== X-Gm-Message-State: AJcUukcCiMaDgJlNTLbAjI9ug4niKugI5Un760dYwQ8ZPTaCY26VIwPb sptYV4VthG5V/glvSmgUE7XvF9xoFXbfkQ== X-Google-Smtp-Source: ALg8bN4bL4w4QcgknFmkiBNFA6B6puJzkEHnraMgC9Ye8JaUYNerZTrs+G3mQQyoY/23D77yfTwd0A== X-Received: by 2002:a17:902:48:: with SMTP id 66mr50824829pla.68.1546635401791; Fri, 04 Jan 2019 12:56:41 -0800 (PST) Received: from localhost.localdomain ([2601:1c2:680:1319:4e72:b9ff:fe99:466a]) by smtp.gmail.com with ESMTPSA id l3sm98058334pga.92.2019.01.04.12.56.40 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 04 Jan 2019 12:56:40 -0800 (PST) From: John Stultz To: lkml Cc: John Stultz , Tanglei Han , Zhuangluan Su , Ryan Grachek , Manivannan Sadhasivam , Wei Xu , Rob Herring , Mark Rutland , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org Subject: [PATCH 6/8 v2] arm64: dts: hi3660: Add dma to uart nodes Date: Fri, 4 Jan 2019 12:56:26 -0800 Message-Id: <1546635388-13795-7-git-send-email-john.stultz@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1546635388-13795-1-git-send-email-john.stultz@linaro.org> References: <1546635388-13795-1-git-send-email-john.stultz@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Try to add DMA support to the uart nodes following the assignments made in the dts from the victoria vendor kernel here: https://consumer.huawei.com/en/opensource/detail/?siteCode=worldwide&keywords=p10&fileType=openSourceSoftware&pageSize=10&curPage=1 Cc: Tanglei Han Cc: Zhuangluan Su Cc: Ryan Grachek Cc: Manivannan Sadhasivam Cc: Wei Xu Cc: Rob Herring Cc: Mark Rutland Cc: linux-arm-kernel@lists.infradead.org Cc: devicetree@vger.kernel.org Signed-off-by: John Stultz --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 20ae40d..aaa2b04 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -466,6 +466,8 @@ compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf02000 0x0 0x1000>; interrupts = ; + dma-names = "rx", "tx"; + dmas = <&dma0 0 &dma0 1>; clocks = <&crg_ctrl HI3660_CLK_MUX_UART0>, <&crg_ctrl HI3660_PCLK>; clock-names = "uartclk", "apb_pclk"; @@ -478,6 +480,8 @@ compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf00000 0x0 0x1000>; interrupts = ; + dma-names = "rx", "tx"; + dmas = <&dma0 2 &dma0 3>; clocks = <&crg_ctrl HI3660_CLK_GATE_UART1>, <&crg_ctrl HI3660_CLK_GATE_UART1>; clock-names = "uartclk", "apb_pclk"; @@ -490,6 +494,8 @@ compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf03000 0x0 0x1000>; interrupts = ; + dma-names = "rx", "tx"; + dmas = <&dma0 4 &dma0 5>; clocks = <&crg_ctrl HI3660_CLK_GATE_UART2>, <&crg_ctrl HI3660_PCLK>; clock-names = "uartclk", "apb_pclk"; @@ -514,6 +520,8 @@ compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf01000 0x0 0x1000>; interrupts = ; + dma-names = "rx", "tx"; + dmas = <&dma0 6 &dma0 7>; clocks = <&crg_ctrl HI3660_CLK_GATE_UART4>, <&crg_ctrl HI3660_CLK_GATE_UART4>; clock-names = "uartclk", "apb_pclk"; @@ -526,6 +534,8 @@ compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf05000 0x0 0x1000>; interrupts = ; + dma-names = "rx", "tx"; + dmas = <&dma0 8 &dma0 9>; clocks = <&crg_ctrl HI3660_CLK_GATE_UART5>, <&crg_ctrl HI3660_CLK_GATE_UART5>; clock-names = "uartclk", "apb_pclk"; -- 2.7.4