From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.0 required=3.0 tests=DKIMWL_WL_MED,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0A300C43381 for ; Thu, 14 Mar 2019 16:26:42 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id C3D992186A for ; Thu, 14 Mar 2019 16:26:41 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="bBeRJEnN" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727487AbfCNQ0k (ORCPT ); Thu, 14 Mar 2019 12:26:40 -0400 Received: from esa4.microchip.iphmx.com ([68.232.154.123]:48074 "EHLO esa4.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727326AbfCNQ0i (ORCPT ); Thu, 14 Mar 2019 12:26:38 -0400 X-IronPort-AV: E=Sophos;i="5.58,478,1544511600"; d="scan'208";a="27799688" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa4.microchip.iphmx.com with ESMTP/TLS/DHE-RSA-AES256-SHA; 14 Mar 2019 09:26:37 -0700 Received: from NAM04-CO1-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.76.38) with Microsoft SMTP Server (TLS) id 14.3.352.0; Thu, 14 Mar 2019 09:26:37 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector1-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qZLsWU12Z2Hxs+CT1g7a7dbLhvOma+p6Y8tAa92sFLM=; b=bBeRJEnNZfs68nzlb2W+Qfnuoz3/q8dGlAuE/a9riSAseaBh7aor1qoKHCiEe+oG30CoEJIUuEkbpqBNGvZYM4Rn6nOlbBykYu2b0RnrFMVF6Clvc9sM54v/JjM8o0AsOYGY+M5nRVPyPgdRAfOCgdnD661F/nLSxt+r36MS7sY= Received: from MWHPR11MB1549.namprd11.prod.outlook.com (10.172.54.17) by MWHPR11MB0061.namprd11.prod.outlook.com (10.164.204.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1709.13; Thu, 14 Mar 2019 16:26:35 +0000 Received: from MWHPR11MB1549.namprd11.prod.outlook.com ([fe80::54fe:95ed:b0cf:55a6]) by MWHPR11MB1549.namprd11.prod.outlook.com ([fe80::54fe:95ed:b0cf:55a6%9]) with mapi id 15.20.1686.021; Thu, 14 Mar 2019 16:26:35 +0000 From: To: , , , , , , CC: , , , Subject: [PATCH 1/5] dt-bindings: arm: atmel: add bindings for PIT64B Thread-Topic: [PATCH 1/5] dt-bindings: arm: atmel: add bindings for PIT64B Thread-Index: AQHU2oKxCD1BNkLmiE2z5f5O4vgcTg== Date: Thu, 14 Mar 2019 16:26:35 +0000 Message-ID: <1552580772-8499-2-git-send-email-claudiu.beznea@microchip.com> References: <1552580772-8499-1-git-send-email-claudiu.beznea@microchip.com> In-Reply-To: <1552580772-8499-1-git-send-email-claudiu.beznea@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR0801CA0088.eurprd08.prod.outlook.com (2603:10a6:800:7d::32) To MWHPR11MB1549.namprd11.prod.outlook.com (2603:10b6:301:c::17) authentication-results: spf=none (sender IP is ) smtp.mailfrom=Claudiu.Beznea@microchip.com; x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.7.4 x-originating-ip: [86.120.234.133] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 25384bc4-dd67-4e22-d411-08d6a899d33b x-microsoft-antispam: BCL:0;PCL:0;RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600127)(711020)(4605104)(2017052603328)(7153060)(7193020);SRVR:MWHPR11MB0061; x-ms-traffictypediagnostic: MWHPR11MB0061: x-microsoft-antispam-prvs: x-forefront-prvs: 09760A0505 x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(376002)(136003)(39860400002)(346002)(366004)(396003)(189003)(199004)(107886003)(305945005)(106356001)(7736002)(316002)(478600001)(86362001)(2201001)(72206003)(256004)(25786009)(99286004)(53936002)(6512007)(4326008)(8676002)(105586002)(81156014)(81166006)(54906003)(110136005)(50226002)(14454004)(6116002)(3846002)(66066001)(8936002)(97736004)(5660300002)(68736007)(2501003)(102836004)(6436002)(2906002)(71190400001)(446003)(386003)(2616005)(6506007)(476003)(186003)(71200400001)(26005)(52116002)(11346002)(76176011)(36756003)(6486002)(486006);DIR:OUT;SFP:1101;SCL:1;SRVR:MWHPR11MB0061;H:MWHPR11MB1549.namprd11.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;MX:1;A:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: 16oweEj7HjSnt5MoYl9MoP9pMRqsnpPsGm3Iy3RxHxVi93ez19wqFVz/LBQdqKpsEgml05pR4WMzpPiyQ5Of0e5L3QNx6AA0lSoEwjhpv24Bm4JNrTw5WixqZwdFVs9FAhcF/EFH5JrzymtLuAH/XlC8nIW9Qd2QXMWnRuvHNQB5OJtw1EEV4dAb++HjXyPKH7y8fJZek5pB2tPO9Mg3s6RjPD2BChkoWflvboHS7QAbQ1a5iB58U1BTrl2aQVlbk7pDe+LpnmFftxji5zCtRoSgpTexyyomddRCptFzboUhOO/bjR6KHspA1yo412Osp3lsf9rNEQte+1i6q0VFS3T8SEwR7//5MhHeAfe9G44P/OyenQTQVdu75jYZy+5IlPeGALp73gAtoywdtbBbTn2/R4tsNVLvpIhda4DrmoE= Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: 25384bc4-dd67-4e22-d411-08d6a899d33b X-MS-Exchange-CrossTenant-originalarrivaltime: 14 Mar 2019 16:26:35.1724 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-Transport-CrossTenantHeadersStamped: MWHPR11MB0061 X-OriginatorOrg: microchip.com Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Claudiu Beznea Add device tree bindings for PIT64B timer. Signed-off-by: Claudiu Beznea --- Documentation/devicetree/bindings/arm/atmel-sysregs.txt | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Docu= mentation/devicetree/bindings/arm/atmel-sysregs.txt index 14f319f694b7..c7b7ead7966b 100644 --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt +++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt @@ -10,6 +10,13 @@ PIT Timer required properties: - interrupts: Should contain interrupt for the PIT which is the IRQ line shared across all System Controller members. =20 +PIT64B Timer required properties: +- compatible: Should be "microchip,sam9x60-pit64b" +- reg: Should contain registers location and length +- clock-frequency: Should contain PIT64B timer frequency +- interrupts: Should contain interrupt for PIT64B timer +- clocks: Should contain the available clock sources for PIT64B timer. + System Timer (ST) required properties: - compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd" - reg: Should contain registers location and length --=20 2.7.4