From: John Garry <john.garry@huawei.com>
To: <peterz@infradead.org>, <mingo@redhat.com>, <acme@kernel.org>,
<alexander.shishkin@linux.intel.com>, <jolsa@redhat.com>,
<namhyung@kernel.org>, <tmricht@linux.ibm.com>,
<brueckner@linux.ibm.com>, <kan.liang@linux.intel.com>,
<ben@decadent.org.uk>, <mathieu.poirier@linaro.org>,
<mark.rutland@arm.com>, <will.deacon@arm.com>
Cc: <linux-kernel@vger.kernel.org>, <linuxarm@huawei.com>,
<linux-arm-kernel@lists.infradead.org>,
<zhangshaokun@hisilicon.com>, <ak@linux.intel.com>,
John Garry <john.garry@huawei.com>
Subject: [PATCH v3 4/4] perf jevents: Add support for Hisi hip08 L3C PMU aliasing
Date: Fri, 28 Jun 2019 22:35:52 +0800 [thread overview]
Message-ID: <1561732552-143038-5-git-send-email-john.garry@huawei.com> (raw)
In-Reply-To: <1561732552-143038-1-git-send-email-john.garry@huawei.com>
Add support for Hisi hip08 L3C PMU aliasing.
The kernel driver is in drivers/perf/hisilicon/hisi_uncore_l3c_pmu.c
Signed-off-by: John Garry <john.garry@huawei.com>
---
.../arm64/hisilicon/hip08/uncore-l3c.json | 37 +++++++++++++++++++
tools/perf/pmu-events/jevents.c | 1 +
2 files changed, 38 insertions(+)
create mode 100644 tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-l3c.json
diff --git a/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-l3c.json b/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-l3c.json
new file mode 100644
index 000000000000..ca48747642e1
--- /dev/null
+++ b/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-l3c.json
@@ -0,0 +1,37 @@
+[
+ {
+ "EventCode": "0x00",
+ "EventName": "uncore_hisi_l3c.rd_cpipe",
+ "BriefDescription": "Total read accesses",
+ "PublicDescription": "Total read accesses",
+ "Unit": "hisi_sccl,l3c",
+ },
+ {
+ "EventCode": "0x01",
+ "EventName": "uncore_hisi_l3c.wr_cpipe",
+ "BriefDescription": "Total write accesses",
+ "PublicDescription": "Total write accesses",
+ "Unit": "hisi_sccl,l3c",
+ },
+ {
+ "EventCode": "0x02",
+ "EventName": "uncore_hisi_l3c.rd_hit_cpipe",
+ "BriefDescription": "Total read hits",
+ "PublicDescription": "Total read hits",
+ "Unit": "hisi_sccl,l3c",
+ },
+ {
+ "EventCode": "0x03",
+ "EventName": "uncore_hisi_l3c.wr_hit_cpipe",
+ "BriefDescription": "Total write hits",
+ "PublicDescription": "Total write hits",
+ "Unit": "hisi_sccl,l3c",
+ },
+ {
+ "EventCode": "0x04",
+ "EventName": "uncore_hisi_l3c.victim_num",
+ "BriefDescription": "l3c precharge commands",
+ "PublicDescription": "l3c precharge commands",
+ "Unit": "hisi_sccl,l3c",
+ },
+]
diff --git a/tools/perf/pmu-events/jevents.c b/tools/perf/pmu-events/jevents.c
index 909e53e3b5bd..7d241efd03de 100644
--- a/tools/perf/pmu-events/jevents.c
+++ b/tools/perf/pmu-events/jevents.c
@@ -238,6 +238,7 @@ static struct map {
{ "UPI LL", "uncore_upi" },
{ "hisi_sccl,ddrc", "hisi_sccl,ddrc" },
{ "hisi_sccl,hha", "hisi_sccl,hha" },
+ { "hisi_sccl,l3c", "hisi_sccl,l3c" },
{}
};
--
2.17.1
next prev parent reply other threads:[~2019-06-28 14:37 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-06-28 14:35 [PATCH v3 0/4] Perf uncore PMU event alias support for Hisi hip08 ARM64 platform John Garry
2019-06-28 14:35 ` [PATCH v3 1/4] perf pmu: Support more complex PMU event aliasing John Garry
2019-06-28 15:33 ` Andi Kleen
2019-06-28 17:05 ` John Garry
2019-07-02 19:07 ` Arnaldo Carvalho de Melo
2019-07-11 2:23 ` John Garry
2019-07-03 14:38 ` [tip:perf/core] " tip-bot for John Garry
2019-06-28 14:35 ` [PATCH v3 2/4] perf jevents: Add support for Hisi hip08 DDRC PMU aliasing John Garry
2019-07-03 14:38 ` [tip:perf/core] " tip-bot for John Garry
2019-06-28 14:35 ` [PATCH v3 3/4] perf jevents: Add support for Hisi hip08 HHA " John Garry
2019-07-03 14:39 ` [tip:perf/core] " tip-bot for John Garry
2019-06-28 14:35 ` John Garry [this message]
2019-07-03 14:40 ` [tip:perf/core] perf jevents: Add support for Hisi hip08 L3C " tip-bot for John Garry
2019-06-28 14:54 ` [PATCH v3 0/4] Perf uncore PMU event alias support for Hisi hip08 ARM64 platform Jiri Olsa
2019-07-02 15:53 ` Arnaldo Carvalho de Melo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1561732552-143038-5-git-send-email-john.garry@huawei.com \
--to=john.garry@huawei.com \
--cc=acme@kernel.org \
--cc=ak@linux.intel.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=ben@decadent.org.uk \
--cc=brueckner@linux.ibm.com \
--cc=jolsa@redhat.com \
--cc=kan.liang@linux.intel.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linuxarm@huawei.com \
--cc=mark.rutland@arm.com \
--cc=mathieu.poirier@linaro.org \
--cc=mingo@redhat.com \
--cc=namhyung@kernel.org \
--cc=peterz@infradead.org \
--cc=tmricht@linux.ibm.com \
--cc=will.deacon@arm.com \
--cc=zhangshaokun@hisilicon.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®