From: Weiyi Lu <weiyi.lu@mediatek.com>
To: Matthias Brugger <matthias.bgg@gmail.com>,
Stephen Boyd <sboyd@kernel.org>,
Nicolas Boichat <drinkcat@chromium.org>
Cc: <linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
<linux-mediatek@lists.infradead.org>, <linux-clk@vger.kernel.org>,
<srv_heupstream@mediatek.com>, Weiyi Lu <weiyi.lu@mediatek.com>
Subject: [PATCH v2 00/13] Clean up the pll_en_bit from en_mask on all the MediaTek clock drivers
Date: Mon, 9 Nov 2020 10:13:15 +0800 [thread overview]
Message-ID: <1604888008-30555-1-git-send-email-weiyi.lu@mediatek.com> (raw)
This series is based on v5.10-rc1 and
[v5,07/24] clk: mediatek: Fix asymmetrical PLL enable and disable control[1] in Mediatek MT8192 clock support series
[1] https://patchwork.kernel.org/project/linux-mediatek/patch/1604887429-29445-8-git-send-email-weiyi.lu@mediatek.com/
change since v1:
- add patch for MT8167
Weiyi Lu (13):
clk: mediatek: Clean up the pll_en_bit from en_mask on MT2701
clk: mediatek: Clean up the pll_en_bit from en_mask on MT2712
clk: mediatek: Clean up the pll_en_bit from en_mask on MT6765
clk: mediatek: Clean up the pll_en_bit from en_mask on MT6779
clk: mediatek: Clean up the pll_en_bit from en_mask on MT6797
clk: mediatek: Clean up the pll_en_bit from en_mask on MT7622
clk: mediatek: Clean up the pll_en_bit from en_mask on MT7629
clk: mediatek: Clean up the pll_en_bit from en_mask on MT8135
clk: mediatek: Clean up the pll_en_bit from en_mask on MT8167
clk: mediatek: Clean up the pll_en_bit from en_mask on MT8173
clk: mediatek: Clean up the pll_en_bit from en_mask on MT8183
clk: mediatek: Clean up the pll_en_bit from en_mask on MT8516
clk: mediatek: use en_mask as a pure div_en_mask
drivers/clk/mediatek/clk-mt2701.c | 26 +++++++++++++-------------
drivers/clk/mediatek/clk-mt2712.c | 30 +++++++++++++++---------------
drivers/clk/mediatek/clk-mt6765.c | 20 ++++++++++----------
drivers/clk/mediatek/clk-mt6779.c | 24 ++++++++++++------------
drivers/clk/mediatek/clk-mt6797.c | 20 ++++++++++----------
drivers/clk/mediatek/clk-mt7622.c | 18 +++++++++---------
drivers/clk/mediatek/clk-mt7629.c | 12 ++++++------
drivers/clk/mediatek/clk-mt8135.c | 20 ++++++++++----------
drivers/clk/mediatek/clk-mt8167.c | 16 ++++++++--------
drivers/clk/mediatek/clk-mt8173.c | 28 ++++++++++++++--------------
drivers/clk/mediatek/clk-mt8183.c | 22 +++++++++++-----------
drivers/clk/mediatek/clk-mt8516.c | 12 ++++++------
drivers/clk/mediatek/clk-pll.c | 12 ++++--------
13 files changed, 128 insertions(+), 132 deletions(-)
next reply other threads:[~2020-11-09 2:13 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-09 2:13 Weiyi Lu [this message]
2020-11-09 2:13 ` [PATCH v2 01/13] clk: mediatek: Clean up the pll_en_bit from en_mask on MT2701 Weiyi Lu
2020-11-09 2:13 ` [PATCH v2 02/13] clk: mediatek: Clean up the pll_en_bit from en_mask on MT2712 Weiyi Lu
2020-11-09 2:13 ` [PATCH v2 03/13] clk: mediatek: Clean up the pll_en_bit from en_mask on MT6765 Weiyi Lu
2020-11-09 2:13 ` [PATCH v2 04/13] clk: mediatek: Clean up the pll_en_bit from en_mask on MT6779 Weiyi Lu
2020-11-09 2:13 ` [PATCH v2 05/13] clk: mediatek: Clean up the pll_en_bit from en_mask on MT6797 Weiyi Lu
2020-11-09 2:13 ` [PATCH v2 06/13] clk: mediatek: Clean up the pll_en_bit from en_mask on MT7622 Weiyi Lu
2020-11-09 2:13 ` [PATCH v2 07/13] clk: mediatek: Clean up the pll_en_bit from en_mask on MT7629 Weiyi Lu
2020-11-09 2:13 ` [PATCH v2 08/13] clk: mediatek: Clean up the pll_en_bit from en_mask on MT8135 Weiyi Lu
2020-11-09 2:13 ` [PATCH v2 09/13] clk: mediatek: Clean up the pll_en_bit from en_mask on MT8167 Weiyi Lu
2020-11-09 2:13 ` [PATCH v2 10/13] clk: mediatek: Clean up the pll_en_bit from en_mask on MT8173 Weiyi Lu
2020-11-09 2:13 ` [PATCH v2 11/13] clk: mediatek: Clean up the pll_en_bit from en_mask on MT8183 Weiyi Lu
2020-11-09 2:13 ` [PATCH v2 12/13] clk: mediatek: Clean up the pll_en_bit from en_mask on MT8516 Weiyi Lu
2020-11-09 2:13 ` [PATCH v2 13/13] clk: mediatek: use en_mask as a pure div_en_mask Weiyi Lu
2020-12-17 9:17 ` [PATCH v2 00/13] Clean up the pll_en_bit from en_mask on all the MediaTek clock drivers Stephen Boyd
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1604888008-30555-1-git-send-email-weiyi.lu@mediatek.com \
--to=weiyi.lu@mediatek.com \
--cc=drinkcat@chromium.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=sboyd@kernel.org \
--cc=srv_heupstream@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®