From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9288F22C6C5; Sat, 7 Dec 2024 16:28:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733588933; cv=none; b=UWYUnpbrFMQh+ifX1ylQrjbaICXmAT6sHcJ9mj3EHerN0R8x0yn4jUY6JV+HTd7UZNz3KIkztWImZlmQ5VkMf4rYlDikN9SBG4wZzw85e6xQZXa+jbOqcw27bAyBNvDL2btzKJu1waYM1Bwxe1IJm8hJH5rQF7vpnTIexx13g9c= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733588933; c=relaxed/simple; bh=3TwFsSZX/YjK8QESsTIZy5fzNq1DbsDT5Cy0lPPXEz0=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=RVXpiz3Tc3C1uVyOZGZk/HFqjLWwLBsCk8RqhVEQlJ/lDsxFr1R/TyKmcfC0Br5HtJE3LME4R1zbt7T4WFwGAyjsz3ogEQcn/brjDRAnwj+9My5kSdNWhfxxL+ryngDl8ZjOWnO79u+JPF+n+nALv+VPKyV/dQb2+ovhxSWotZI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=bHi7I7Xb; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="bHi7I7Xb" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4B7F9LTd029480; Sat, 7 Dec 2024 16:28:45 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= RAv7SSG7N72RUYm/KsNgQuR7rYEl3GlPxsbZCOiEjCA=; b=bHi7I7Xbg5Oh6+Ot dAWbg1kHCe92qszwoEBj5vl8f7D+sUGQnCxBAls5+sPBU5oGonQkpf/bAslYWOEI aJxVqfmVQ6txtPAWzVSn3iZbUTgPAtHm3cfutTvgj/p/EsG2YBpuFAWVSoyFzYH1 3B6PKpne2vHB+AX+RGtLhpWpYvoBzmGgZpRWC8frguIJFLzexJ+KezHxVB543Fgf Z+xfsPwJfDn/OlAOkf2Z/b1ez/GzSPhpI+1QIY6pvlmalUNe8max4oVkUVXNMaM5 HYDe5GwLziBe8V+DxuJNvNnMY6kcHKPJParI2PHb2C9eF8igdlk8ueyjORT9m/Cw Untqfg== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43cer6gvh8-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sat, 07 Dec 2024 16:28:44 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4B7GShcF028513 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sat, 7 Dec 2024 16:28:43 GMT Received: from [10.239.132.150] (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Sat, 7 Dec 2024 08:28:41 -0800 Message-ID: <16efb6a8-ecaf-4097-ac5f-368ebab177a8@quicinc.com> Date: Sun, 8 Dec 2024 00:28:38 +0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2] arm64: dts: qcom: Add coresight nodes for QCS8300 To: Jie Gan , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , References: <20241205084418.671631-1-quic_jiegan@quicinc.com> From: "Aiqun Yu (Maria)" Content-Language: en-US In-Reply-To: <20241205084418.671631-1-quic_jiegan@quicinc.com> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: dQxbzEv3RyZl0JTPlb4KtE5EP8hzFJW3 X-Proofpoint-ORIG-GUID: dQxbzEv3RyZl0JTPlb4KtE5EP8hzFJW3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 lowpriorityscore=0 suspectscore=0 impostorscore=0 adultscore=0 priorityscore=1501 spamscore=0 mlxlogscore=999 clxscore=1015 phishscore=0 bulkscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412070138 On 12/5/2024 4:44 PM, Jie Gan wrote: > Add following coresight components for QCS8300 platform. > It includes CTI, dummy sink, dynamic Funnel, Replicator, STM, > TPDM, TPDA and TMC ETF. > > Signed-off-by: Jie Gan > --- > Changes in V2: > 1. Rebased on tag next-20241204. > 2. Padding the register address to 8 bits. > Link to V1 - https://lore.kernel.org/linux-arm-msm/20240929-add_coresight_devices_for_qcs8300-v1-1-4f14e8cb8955@quicinc.com/ > --- > arch/arm64/boot/dts/qcom/qcs8300.dtsi | 2150 +++++++++++++++++++++++++ > 1 file changed, 2150 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/qcs8300.dtsi b/arch/arm64/boot/dts/qcom/qcs8300.dtsi > index 73abf2ef9c9f..eaec674950d8 100644 > --- a/arch/arm64/boot/dts/qcom/qcs8300.dtsi > +++ b/arch/arm64/boot/dts/qcom/qcs8300.dtsi > @@ -293,6 +293,18 @@ system_sleep: domain-sleep { > }; > }; > > + dummy_eud: dummy-sink { > + compatible = "arm,coresight-dummy-sink"; > + > + in-ports { > + port { > + eud_in: endpoint { > + remote-endpoint = <&swao_rep_out1>; > + }; > + }; > + }; > + }; > + > firmware { > scm: scm { > compatible = "qcom,scm-qcs8300", "qcom,scm"; > @@ -798,6 +810,2144 @@ lpass_ag_noc: interconnect@3c40000 { > qcom,bcm-voters = <&apps_bcm_voter>; > }; > > + stm@4002000 { > + compatible = "arm,coresight-stm", "arm,primecell"; > + reg = <0x0 0x04002000 0x0 0x1000>, > + <0x0 0x16280000 0x0 0x180000>; > + reg-names = "stm-base", > + "stm-stimulus-base"; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + out-ports { > + port { > + stm_out: endpoint { > + remote-endpoint = <&funnel0_in7>; > + }; > + }; > + }; > + }; > + > + tpdm@4003000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04003000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <32>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + qdss_tpdm0_out: endpoint { > + remote-endpoint = <&qdss_tpda_in0>; > + }; > + }; > + }; > + }; > + > + tpda@4004000 { > + compatible = "qcom,coresight-tpda", "arm,primecell"; > + reg = <0x0 0x04004000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + qdss_tpda_in0: endpoint { > + remote-endpoint = <&qdss_tpdm0_out>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + > + qdss_tpda_in1: endpoint { > + remote-endpoint = <&qdss_tpdm1_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + qdss_tpda_out: endpoint { > + remote-endpoint = <&funnel0_in6>; > + }; > + }; > + }; > + }; > + > + tpdm@400f000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x0400f000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <32>; > + qcom,cmb-msrs-num = <32>; > + > + out-ports { > + port { > + qdss_tpdm1_out: endpoint { > + remote-endpoint = <&qdss_tpda_in1>; > + }; > + }; > + }; > + }; > + > + funnel@4041000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04041000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@6 { > + reg = <6>; > + > + funnel0_in6: endpoint { > + remote-endpoint = <&qdss_tpda_out>; > + }; > + }; > + > + port@7 { > + reg = <7>; > + > + funnel0_in7: endpoint { > + remote-endpoint = <&stm_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + funnel0_out: endpoint { > + remote-endpoint = <&qdss_funnel_in0>; > + }; > + }; > + }; > + }; > + > + funnel@4042000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04042000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@4 { > + reg = <4>; > + > + funnel1_in4: endpoint { > + remote-endpoint = <&apss_funnel1_out>; > + }; > + }; > + > + port@5 { > + reg = <5>; > + > + funnel1_in5: endpoint { > + remote-endpoint = <&dlct0_funnel_out>; > + }; > + }; > + > + port@6 { > + reg = <6>; > + > + funnel1_in6: endpoint { > + remote-endpoint = <&dlmm_funnel_out>; > + }; > + }; > + > + port@7 { > + reg = <7>; > + > + funnel1_in7: endpoint { > + remote-endpoint = <&dlst_ch_funnel_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + funnel1_out: endpoint { > + remote-endpoint = <&qdss_funnel_in1>; > + }; > + }; > + }; > + }; > + > + funnel@4045000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04045000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + qdss_funnel_in0: endpoint { > + remote-endpoint = <&funnel0_out>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + > + qdss_funnel_in1: endpoint { > + remote-endpoint = <&funnel1_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + qdss_funnel_out: endpoint { > + remote-endpoint = <&aoss_funnel_in7>; > + }; > + }; > + }; > + }; > + > + tpdm@482c000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x0482c000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + status = "disabled"; Could you please provide more detailed information on why some TPDM nodes are disabled by default while others are not? > + > + out-ports { > + port { > + gcc_tpdm_out: endpoint { > + remote-endpoint = <&dlct0_tpda_in20>; > + }; > + }; > + }; > + }; > + > + tpdm@4841000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04841000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <32>; > + qcom,cmb-msrs-num = <32>; > + > + out-ports { > + port { > + prng_tpdm_out: endpoint { > + remote-endpoint = <&dlct0_tpda_in19>; > + }; > + }; > + }; > + }; > + > + tpdm@4850000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04850000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + pimem_tpdm_out: endpoint { > + remote-endpoint = <&dlct0_tpda_in25>; > + }; > + }; > + }; > + }; > + > + tpdm@4860000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04860000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + dlst_ch_tpdm0_out: endpoint { > + remote-endpoint = <&dlst_ch_tpda_in8>; > + }; > + }; > + }; > + }; > + > + tpdm@4861000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04861000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + dlst_ch_tpdm1_out: endpoint { > + remote-endpoint = <&dlst_ch_tpda_in9>; > + }; > + }; > + }; > + }; > + > + tpda@4864000 { > + compatible = "qcom,coresight-tpda", "arm,primecell"; > + reg = <0x0 0x04864000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@8 { > + reg = <8>; > + > + dlst_ch_tpda_in8: endpoint { > + remote-endpoint = <&dlst_ch_tpdm0_out>; > + }; > + }; > + > + port@9 { > + reg = <9>; > + > + dlst_ch_tpda_in9: endpoint { > + remote-endpoint = <&dlst_ch_tpdm1_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + dlst_ch_tpda_out: endpoint { > + remote-endpoint = <&dlst_ch_funnel_in0>; > + }; > + }; > + }; > + }; > + > + funnel@4865000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04865000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + dlst_ch_funnel_in0: endpoint { > + remote-endpoint = <&dlst_ch_tpda_out>; > + }; > + }; > + > + port@4 { > + reg = <4>; > + > + dlst_ch_funnel_in4: endpoint { > + remote-endpoint = <&dlst_funnel_out>; > + }; > + }; > + > + port@6 { > + reg = <6>; > + > + dlst_ch_funnel_in6: endpoint { > + remote-endpoint = <&gdsp_funnel_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + dlst_ch_funnel_out: endpoint { > + remote-endpoint = <&funnel1_in7>; > + }; > + }; > + }; > + }; > + > + tpdm@4980000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04980000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + turing2_tpdm_out: endpoint { > + remote-endpoint = <&turing2_funnel_in0>; > + }; > + }; > + }; > + }; > + > + funnel@4983000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04983000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + port { > + turing2_funnel_in0: endpoint { > + remote-endpoint = <&turing2_tpdm_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + turing2_funnel_out0: endpoint { > + remote-endpoint = <&gdsp_tpda_in5>; > + }; > + }; > + }; > + }; > + > + tpdm@49ca000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x049ca000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <32>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + sdcc_tpdm_out: endpoint { > + remote-endpoint = <&dlst_tpda_in1>; > + }; > + }; > + }; > + }; > + > + tpdm@49c0000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x049c0000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + rdpm_tpdm_out: endpoint { > + remote-endpoint = <&dlct0_tpda_in23>; > + }; > + }; > + }; > + }; > + > + tpdm@49d0000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x049d0000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + qm_tpdm_out: endpoint { > + remote-endpoint = <&dlct0_tpda_in21>; > + }; > + }; > + }; > + }; > + > + tpdm@4ac0000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04ac0000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + dlmm_tpdm0_out: endpoint { > + remote-endpoint = <&dlmm_tpda_in27>; > + }; > + }; > + }; > + }; > + > + tpdm@4ac1000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04ac1000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + dlmm_tpdm1_out: endpoint { > + remote-endpoint = <&dlmm_tpda_in28>; > + }; > + }; > + }; > + }; > + > + tpda@4ac4000 { > + compatible = "qcom,coresight-tpda", "arm,primecell"; > + reg = <0x0 0x04ac4000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@8 { > + reg = <8>; > + > + dlmm_tpda_in8: endpoint { > + remote-endpoint = <&mdss1_tpdm_out>; > + }; > + }; > + > + port@1b { > + reg = <27>; > + > + dlmm_tpda_in27: endpoint { > + remote-endpoint = <&dlmm_tpdm0_out>; > + }; > + }; > + > + port@1c { > + reg = <28>; > + > + dlmm_tpda_in28: endpoint { > + remote-endpoint = <&dlmm_tpdm1_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + dlmm_tpda_out: endpoint { > + remote-endpoint = <&dlmm_funnel_in0>; > + }; > + }; > + }; > + }; > + > + funnel@4ac5000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04ac5000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + port { > + dlmm_funnel_in0: endpoint { > + remote-endpoint = <&dlmm_tpda_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + dlmm_funnel_out: endpoint { > + remote-endpoint = <&funnel1_in6>; > + }; > + }; > + }; > + }; > + > + tpdm@4ad0000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04ad0000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + dlct0_tpdm0_out: endpoint { > + remote-endpoint = <&dlct0_tpda_in26>; > + }; > + }; > + }; > + }; > + > + tpdm@4ad1000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04ad1000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + dlct0_tpdm1_out: endpoint { > + remote-endpoint = <&dlct0_tpda_in27>; > + }; > + }; > + }; > + }; > + > + tpda@4ad3000 { > + compatible = "qcom,coresight-tpda", "arm,primecell"; > + reg = <0x0 0x04ad3000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@13 { > + reg = <19>; > + > + dlct0_tpda_in19: endpoint { > + remote-endpoint = <&prng_tpdm_out>; > + }; > + }; > + > + port@14 { > + reg = <20>; > + > + dlct0_tpda_in20: endpoint { > + remote-endpoint = <&gcc_tpdm_out>; > + }; > + }; > + > + port@15 { > + reg = <21>; > + > + dlct0_tpda_in21: endpoint { > + remote-endpoint = <&qm_tpdm_out>; > + }; > + }; > + > + port@17 { > + reg = <23>; > + > + dlct0_tpda_in23: endpoint { > + remote-endpoint = <&rdpm_tpdm_out>; > + }; > + }; > + > + port@19 { > + reg = <25>; > + > + dlct0_tpda_in25: endpoint { > + remote-endpoint = <&pimem_tpdm_out>; > + }; > + }; > + > + port@1a { > + reg = <26>; > + > + dlct0_tpda_in26: endpoint { > + remote-endpoint = <&dlct0_tpdm0_out>; > + }; > + }; > + > + port@1b { > + reg = <27>; > + > + dlct0_tpda_in27: endpoint { > + remote-endpoint = <&dlct0_tpdm1_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + dlct0_tpda_out: endpoint { > + remote-endpoint = <&dlct0_funnel_in0>; > + }; > + }; > + }; > + }; > + > + funnel@4ad4000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04ad4000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + dlct0_funnel_in0: endpoint { > + remote-endpoint = <&dlct0_tpda_out>; > + }; > + }; > + > + port@4 { > + reg = <4>; > + > + dlct0_funnel_in4: endpoint { > + remote-endpoint = <&ddr_funnel5_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + dlct0_funnel_out: endpoint { > + remote-endpoint = <&funnel1_in5>; > + }; > + }; > + }; > + }; > + > + funnel@4b04000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04b04000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@6 { > + reg = <6>; > + > + aoss_funnel_in6: endpoint { > + remote-endpoint = <&aoss_tpda_out>; > + }; > + }; > + > + port@7 { > + reg = <7>; > + > + aoss_funnel_in7: endpoint { > + remote-endpoint = <&qdss_funnel_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + aoss_funnel_out: endpoint { > + remote-endpoint = <&etf0_in>; > + }; > + }; > + }; > + }; > + > + tmc_etf: tmc@4b05000 { > + compatible = "arm,coresight-tmc", "arm,primecell"; > + reg = <0x0 0x04b05000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + port { > + etf0_in: endpoint { > + remote-endpoint = <&aoss_funnel_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + etf0_out: endpoint { > + remote-endpoint = <&swao_rep_in>; > + }; > + }; > + }; > + }; > + > + replicator@4b06000 { > + compatible = "arm,coresight-dynamic-replicator", "arm,primecell"; > + reg = <0x0 0x04b06000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + port { > + swao_rep_in: endpoint { > + remote-endpoint = <&etf0_out>; > + }; > + }; > + }; > + > + out-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@1 { > + reg = <1>; > + > + swao_rep_out1: endpoint { > + remote-endpoint = <&eud_in>; > + }; > + }; > + }; > + }; > + > + tpda@4b08000 { > + compatible = "qcom,coresight-tpda", "arm,primecell"; > + reg = <0x0 0x04b08000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + aoss_tpda_in0: endpoint { > + remote-endpoint = <&aoss_tpdm0_out>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + > + aoss_tpda_in1: endpoint { > + remote-endpoint = <&aoss_tpdm1_out>; > + }; > + }; > + > + port@2 { > + reg = <2>; > + > + aoss_tpda_in2: endpoint { > + remote-endpoint = <&aoss_tpdm2_out>; > + }; > + }; > + > + port@3 { > + reg = <3>; > + > + aoss_tpda_in3: endpoint { > + remote-endpoint = <&aoss_tpdm3_out>; > + }; > + }; > + > + port@4 { > + reg = <4>; > + > + aoss_tpda_in4: endpoint { > + remote-endpoint = <&aoss_tpdm4_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + aoss_tpda_out: endpoint { > + remote-endpoint = <&aoss_funnel_in6>; > + }; > + }; > + }; > + }; > + > + tpdm@4b09000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04b09000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + > + out-ports { > + port { > + aoss_tpdm0_out: endpoint { > + remote-endpoint = <&aoss_tpda_in0>; > + }; > + }; > + }; > + }; > + > + tpdm@4b0a000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04b0a000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + > + out-ports { > + port { > + aoss_tpdm1_out: endpoint { > + remote-endpoint = <&aoss_tpda_in1>; > + }; > + }; > + }; > + }; > + > + tpdm@4b0b000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04b0b000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + > + out-ports { > + port { > + aoss_tpdm2_out: endpoint { > + remote-endpoint = <&aoss_tpda_in2>; > + }; > + }; > + }; > + }; > + > + tpdm@4b0c000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04b0c000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + > + out-ports { > + port { > + aoss_tpdm3_out: endpoint { > + remote-endpoint = <&aoss_tpda_in3>; > + }; > + }; > + }; > + }; > + > + tpdm@4b0d000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04b0d000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + aoss_tpdm4_out: endpoint { > + remote-endpoint = <&aoss_tpda_in4>; > + }; > + }; > + }; > + }; > + > + cti@4b13000 { > + compatible = "arm,coresight-cti", "arm,primecell"; > + reg = <0x0 0x04b13000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + }; > + > + tpdm@4b80000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04b80000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + turing0_tpdm0_out: endpoint { > + remote-endpoint = <&turing0_tpda_in0>; > + }; > + }; > + }; > + }; > + > + tpdm@4b81000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04b81000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <32>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + turing0_tpdm1_out: endpoint { > + remote-endpoint = <&turing0_tpda_in1>; > + }; > + }; > + }; > + }; > + > + tpdm@4b82000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04b82000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <32>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + turing0_tpdm2_out: endpoint { > + remote-endpoint = <&turing0_tpda_in2>; > + }; > + }; > + }; > + }; > + > + tpdm@4b83000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04b83000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + turing0_tpdm3_out: endpoint { > + remote-endpoint = <&turing0_tpda_in3>; > + }; > + }; > + }; > + }; > + > + tpdm@4b84000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04b84000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + turing0_tpdm4_out: endpoint { > + remote-endpoint = <&turing0_tpda_in4>; > + }; > + }; > + }; > + }; > + > + tpda@4b86000 { > + compatible = "qcom,coresight-tpda", "arm,primecell"; > + reg = <0x0 0x04b86000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + turing0_tpda_in0: endpoint { > + remote-endpoint = <&turing0_tpdm0_out>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + > + turing0_tpda_in1: endpoint { > + remote-endpoint = <&turing0_tpdm1_out>; > + }; > + }; > + > + port@2 { > + reg = <2>; > + > + turing0_tpda_in2: endpoint { > + remote-endpoint = <&turing0_tpdm2_out>; > + }; > + }; > + > + port@3 { > + reg = <3>; > + > + turing0_tpda_in3: endpoint { > + remote-endpoint = <&turing0_tpdm3_out>; > + }; > + }; > + > + port@4 { > + reg = <4>; > + > + turing0_tpda_in4: endpoint { > + remote-endpoint = <&turing0_tpdm4_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + turing0_tpda_out: endpoint { > + remote-endpoint = <&turing0_funnel_in0>; > + }; > + }; > + }; > + }; > + > + funnel@4b87000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04b87000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + port { > + turing0_funnel_in0: endpoint { > + remote-endpoint = <&turing0_tpda_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + turing0_funnel_out: endpoint { > + remote-endpoint = <&gdsp_funnel_in4>; > + }; > + }; > + }; > + }; > + > + cti@4b8b000 { > + compatible = "arm,coresight-cti", "arm,primecell"; > + reg = <0x0 0x04b8b000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + }; > + > + tpdm@4c40000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04c40000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + gdsp_tpdm0_out: endpoint { > + remote-endpoint = <&gdsp_tpda_in8>; > + }; > + }; > + }; > + }; > + > + tpdm@4c41000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04c41000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + gdsp_tpdm1_out: endpoint { > + remote-endpoint = <&gdsp_tpda_in9>; > + }; > + }; > + }; > + }; > + > + tpda@4c44000 { > + compatible = "qcom,coresight-tpda", "arm,primecell"; > + reg = <0x0 0x04c44000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@5 { > + reg = <5>; > + > + gdsp_tpda_in5: endpoint { > + remote-endpoint = <&turing2_funnel_out0>; > + }; > + }; > + > + port@8 { > + reg = <8>; > + > + gdsp_tpda_in8: endpoint { > + remote-endpoint = <&gdsp_tpdm0_out>; > + }; > + }; > + > + port@9 { > + reg = <9>; > + > + gdsp_tpda_in9: endpoint { > + remote-endpoint = <&gdsp_tpdm1_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + gdsp_tpda_out: endpoint { > + remote-endpoint = <&gdsp_funnel_in0>; > + }; > + }; > + }; > + }; > + > + funnel@4c45000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04c45000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + gdsp_funnel_in0: endpoint { > + remote-endpoint = <&gdsp_tpda_out>; > + }; > + }; > + > + port@4 { > + reg = <4>; > + > + gdsp_funnel_in4: endpoint { > + remote-endpoint = <&turing0_funnel_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + gdsp_funnel_out: endpoint { > + remote-endpoint = <&dlst_ch_funnel_in6>; > + }; > + }; > + }; > + }; > + > + tpdm@4c50000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04c50000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + dlst_tpdm0_out: endpoint { > + remote-endpoint = <&dlst_tpda_in8>; > + }; > + }; > + }; > + }; > + > + tpdm@4c51000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04c51000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + dlst_tpdm1_out: endpoint { > + remote-endpoint = <&dlst_tpda_in9>; > + }; > + }; > + }; > + }; > + > + tpda@4c54000 { > + compatible = "qcom,coresight-tpda", "arm,primecell"; > + reg = <0x0 0x04c54000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@1 { > + reg = <1>; > + > + dlst_tpda_in1: endpoint { > + remote-endpoint = <&sdcc_tpdm_out>; > + }; > + }; > + > + port@8 { > + reg = <8>; > + > + dlst_tpda_in8: endpoint { > + remote-endpoint = <&dlst_tpdm0_out>; > + }; > + }; > + > + port@9 { > + reg = <9>; > + > + dlst_tpda_in9: endpoint { > + remote-endpoint = <&dlst_tpdm1_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + dlst_tpda_out: endpoint { > + remote-endpoint = <&dlst_funnel_in0>; > + }; > + }; > + }; > + }; > + > + funnel@4c55000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04c55000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + port { > + dlst_funnel_in0: endpoint { > + remote-endpoint = <&dlst_tpda_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + dlst_funnel_out: endpoint { > + remote-endpoint = <&dlst_ch_funnel_in4>; > + }; > + }; > + }; > + }; > + > + tpdm@4c70000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04c70000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + qcom,cmb-element-bits = <32>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + mdss1_tpdm_out: endpoint { > + remote-endpoint = <&dlmm_tpda_in8>; > + }; > + }; > + }; > + }; > + > + tpdm@4e00000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04e00000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + qcom,cmb-element-bits = <32>; > + qcom,cmb-msrs-num = <32>; > + > + out-ports { > + port { > + ddr_tpdm3_out: endpoint { > + remote-endpoint = <&ddr_tpda_in4>; > + }; > + }; > + }; > + }; > + > + tpdm@4e01000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04e01000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + status = "disabled"; > + > + out-ports { > + port { > + ddr_tpdm4_out: endpoint { > + remote-endpoint = <&ddr_tpda_in5>; > + }; > + }; > + }; > + }; > + > + tpda@4e03000 { > + compatible = "qcom,coresight-tpda", "arm,primecell"; > + reg = <0x0 0x04e03000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + ddr_tpda_in0: endpoint { > + remote-endpoint = <&ddr_funnel0_out0>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + > + ddr_tpda_in1: endpoint { > + remote-endpoint = <&ddr_funnel1_out0>; > + }; > + }; > + > + port@4 { > + reg = <4>; > + > + ddr_tpda_in4: endpoint { > + remote-endpoint = <&ddr_tpdm3_out>; > + }; > + }; > + > + port@5 { > + reg = <5>; > + > + ddr_tpda_in5: endpoint { > + remote-endpoint = <&ddr_tpdm4_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + ddr_tpda_out: endpoint { > + remote-endpoint = <&ddr_funnel5_in0>; > + }; > + }; > + }; > + }; > + > + funnel@4e04000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04e04000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + port { > + ddr_funnel5_in0: endpoint { > + remote-endpoint = <&ddr_tpda_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + ddr_funnel5_out: endpoint { > + remote-endpoint = <&dlct0_funnel_in4>; > + }; > + }; > + }; > + }; > + > + tpdm@4e10000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04e10000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + ddr_tpdm0_out: endpoint { > + remote-endpoint = <&ddr_funnel0_in0>; > + }; > + }; > + }; > + }; > + > + funnel@4e12000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04e12000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + port { > + ddr_funnel0_in0: endpoint { > + remote-endpoint = <&ddr_tpdm0_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + ddr_funnel0_out0: endpoint { > + remote-endpoint = <&ddr_tpda_in0>; > + }; > + }; > + }; > + }; > + > + tpdm@4e20000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x04e20000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + ddr_tpdm1_out: endpoint { > + remote-endpoint = <&ddr_funnel1_in0>; > + }; > + }; > + }; > + }; > + > + funnel@4e22000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x04e22000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + port { > + ddr_funnel1_in0: endpoint { > + remote-endpoint = <&ddr_tpdm1_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + ddr_funnel1_out0: endpoint { > + remote-endpoint = <&ddr_tpda_in1>; > + }; > + }; > + }; > + }; > + > + etm@6040000 { > + compatible = "arm,primecell"; > + reg = <0x0 0x06040000 0x0 0x1000>; > + cpu = <&cpu0>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + arm,coresight-loses-context-with-cpu; > + qcom,skip-power-up; > + > + out-ports { > + port { > + etm0_out: endpoint { > + remote-endpoint = <&apss_funnel0_in0>; > + }; > + }; > + }; > + }; > + > + etm@6140000 { > + compatible = "arm,primecell"; > + reg = <0x0 0x06140000 0x0 0x1000>; > + cpu = <&cpu1>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + arm,coresight-loses-context-with-cpu; > + qcom,skip-power-up; > + > + out-ports { > + port { > + etm1_out: endpoint { > + remote-endpoint = <&apss_funnel0_in1>; > + }; > + }; > + }; > + }; > + > + etm@6240000 { > + compatible = "arm,primecell"; > + reg = <0x0 0x06240000 0x0 0x1000>; > + cpu = <&cpu2>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + arm,coresight-loses-context-with-cpu; > + qcom,skip-power-up; > + > + out-ports { > + port { > + etm2_out: endpoint { > + remote-endpoint = <&apss_funnel0_in2>; > + }; > + }; > + }; > + }; > + > + etm@6340000 { > + compatible = "arm,primecell"; > + reg = <0x0 0x06340000 0x0 0x1000>; > + cpu = <&cpu3>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + arm,coresight-loses-context-with-cpu; > + qcom,skip-power-up; > + > + out-ports { > + port { > + etm3_out: endpoint { > + remote-endpoint = <&apss_funnel0_in3>; > + }; > + }; > + }; > + }; > + > + etm@6440000 { > + compatible = "arm,primecell"; > + reg = <0x0 0x06440000 0x0 0x1000>; > + cpu = <&cpu4>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + arm,coresight-loses-context-with-cpu; > + qcom,skip-power-up; > + > + out-ports { > + port { > + etm4_out: endpoint { > + remote-endpoint = <&apss_funnel0_in4>; > + }; > + }; > + }; > + }; > + > + etm@6540000 { > + compatible = "arm,primecell"; > + reg = <0x0 0x06540000 0x0 0x1000>; > + cpu = <&cpu5>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + arm,coresight-loses-context-with-cpu; > + qcom,skip-power-up; > + > + out-ports { > + port { > + etm5_out: endpoint { > + remote-endpoint = <&apss_funnel0_in5>; > + }; > + }; > + }; > + }; > + > + etm@6640000 { > + compatible = "arm,primecell"; > + reg = <0x0 0x06640000 0x0 0x1000>; > + cpu = <&cpu6>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + arm,coresight-loses-context-with-cpu; > + qcom,skip-power-up; > + > + out-ports { > + port { > + etm6_out: endpoint { > + remote-endpoint = <&apss_funnel0_in6>; > + }; > + }; > + }; > + }; > + > + etm@6740000 { > + compatible = "arm,primecell"; > + reg = <0x0 0x06740000 0x0 0x1000>; > + cpu = <&cpu7>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + arm,coresight-loses-context-with-cpu; > + qcom,skip-power-up; > + > + out-ports { > + port { > + etm7_out: endpoint { > + remote-endpoint = <&apss_funnel0_in7>; > + }; > + }; > + }; > + }; > + > + funnel@6800000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x06800000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + apss_funnel0_in0: endpoint { > + remote-endpoint = <&etm0_out>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + > + apss_funnel0_in1: endpoint { > + remote-endpoint = <&etm1_out>; > + }; > + }; > + > + port@2 { > + reg = <2>; > + > + apss_funnel0_in2: endpoint { > + remote-endpoint = <&etm2_out>; > + }; > + }; > + > + port@3 { > + reg = <3>; > + > + apss_funnel0_in3: endpoint { > + remote-endpoint = <&etm3_out>; > + }; > + }; > + > + port@4 { > + reg = <4>; > + > + apss_funnel0_in4: endpoint { > + remote-endpoint = <&etm4_out>; > + }; > + }; > + > + port@5 { > + reg = <5>; > + > + apss_funnel0_in5: endpoint { > + remote-endpoint = <&etm5_out>; > + }; > + }; > + > + port@6 { > + reg = <6>; > + > + apss_funnel0_in6: endpoint { > + remote-endpoint = <&etm6_out>; > + }; > + }; > + > + port@7 { > + reg = <7>; > + > + apss_funnel0_in7: endpoint { > + remote-endpoint = <&etm7_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + apss_funnel0_out: endpoint { > + remote-endpoint = <&apss_funnel1_in0>; > + }; > + }; > + }; > + }; > + > + funnel@6810000 { > + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; > + reg = <0x0 0x06810000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + apss_funnel1_in0: endpoint { > + remote-endpoint = <&apss_funnel0_out>; > + }; > + }; > + > + port@3 { > + reg = <3>; > + > + apss_funnel1_in3: endpoint { > + remote-endpoint = <&apss_tpda_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + apss_funnel1_out: endpoint { > + remote-endpoint = <&funnel1_in4>; > + }; > + }; > + }; > + }; > + > + cti@682b000 { > + compatible = "arm,coresight-cti", "arm,primecell"; > + reg = <0x0 0x0682b000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + }; > + > + tpdm@6860000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x06860000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <64>; > + qcom,cmb-msrs-num = <32>; > + > + out-ports { > + port { > + apss_tpdm3_out: endpoint { > + remote-endpoint = <&apss_tpda_in3>; > + }; > + }; > + }; > + }; > + > + tpdm@6861000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x06861000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + apss_tpdm4_out: endpoint { > + remote-endpoint = <&apss_tpda_in4>; > + }; > + }; > + }; > + }; > + > + tpda@6863000 { > + compatible = "qcom,coresight-tpda", "arm,primecell"; > + reg = <0x0 0x06863000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + in-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + apss_tpda_in0: endpoint { > + remote-endpoint = <&apss_tpdm0_out>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + > + apss_tpda_in1: endpoint { > + remote-endpoint = <&apss_tpdm1_out>; > + }; > + }; > + > + port@2 { > + reg = <2>; > + > + apss_tpda_in2: endpoint { > + remote-endpoint = <&apss_tpdm2_out>; > + }; > + }; > + > + port@3 { > + reg = <3>; > + > + apss_tpda_in3: endpoint { > + remote-endpoint = <&apss_tpdm3_out>; > + }; > + }; > + > + port@4 { > + reg = <4>; > + > + apss_tpda_in4: endpoint { > + remote-endpoint = <&apss_tpdm4_out>; > + }; > + }; > + }; > + > + out-ports { > + port { > + apss_tpda_out: endpoint { > + remote-endpoint = <&apss_funnel1_in3>; > + }; > + }; > + }; > + }; > + > + tpdm@68a0000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x068a0000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <32>; > + qcom,cmb-msrs-num = <32>; > + > + out-ports { > + port { > + apss_tpdm1_out: endpoint { > + remote-endpoint = <&apss_tpda_in1>; > + }; > + }; > + }; > + }; > + > + tpdm@68b0000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x068b0000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,cmb-element-bits = <32>; > + qcom,cmb-msrs-num = <32>; > + > + out-ports { > + port { > + apss_tpdm0_out: endpoint { > + remote-endpoint = <&apss_tpda_in0>; > + }; > + }; > + }; > + }; > + > + tpdm@68c0000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x0 0x068c0000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + qcom,dsb-element-bits = <32>; > + qcom,dsb-msrs-num = <32>; > + > + out-ports { > + port { > + apss_tpdm2_out: endpoint { > + remote-endpoint = <&apss_tpda_in2>; > + }; > + }; > + }; > + }; > + > + cti@68e0000 { > + compatible = "arm,coresight-cti", "arm,primecell"; > + reg = <0x0 0x068e0000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + }; > + > + cti@68f0000 { > + compatible = "arm,coresight-cti", "arm,primecell"; > + reg = <0x0 0x068f0000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + }; > + > + cti@6900000 { > + compatible = "arm,coresight-cti", "arm,primecell"; > + reg = <0x0 0x06900000 0x0 0x1000>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + }; > + > pmu@9091000 { > compatible = "qcom,qcs8300-llcc-bwmon", "qcom,sc7280-llcc-bwmon"; > reg = <0x0 0x9091000 0x0 0x1000>; -- Thx and BRs, Aiqun(Maria) Yu