From: Vinod Koul <vkoul@kernel.org>
To: kishon@kernel.org, robh@kernel.org, krzk+dt@kernel.org,
conor+dt@kernel.org, dmitry.baryshkov@linaro.org,
neil.armstrong@linaro.org, quic_msarkar@quicinc.com,
quic_qianyu@quicinc.com, abel.vesa@linaro.org,
quic_cang@quicinc.com, linux-arm-msm@vger.kernel.org,
linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
devi priya <quic_devipriy@quicinc.com>
Subject: Re: [PATCH V4 0/4] Add support for PCIe PHY in IPQ9574
Date: Mon, 03 Jun 2024 19:56:47 +0530 [thread overview]
Message-ID: <171742480737.106728.8115956533813966138.b4-ty@kernel.org> (raw)
In-Reply-To: <20240516032436.2681828-1-quic_devipriy@quicinc.com>
On Thu, 16 May 2024 08:54:32 +0530, devi priya wrote:
> This series adds support for a single-lane and two-lane PCIe PHYs
> found on Qualcomm IPQ9574 platform.
>
> [V4]
> Picked up the R-b/A-b tags.
> Split the phy driver and headers to individual patches.
> [V3]
> https://lore.kernel.org/linux-arm-msm/20240512082541.1805335-1-quic_devipriy@quicinc.com/
> [V2]
> https://lore.kernel.org/linux-arm-msm/20230519085723.15601-1-quic_devipriy@quicinc.com/
> [V1]
> https://lore.kernel.org/linux-arm-msm/20230421124150.21190-1-quic_devipriy@quicinc.com/
>
> [...]
Applied, thanks!
[1/4] dt-bindings: phy: qcom,ipq8074-qmp-pcie: Document the IPQ9574 QMP PCIe PHYs
commit: 29f09daab910c797f5468afda91a51e3e29de7ee
[2/4] phy: qcom-qmp: Add missing offsets for Qserdes PLL registers.
commit: f1aaa788b997ba8a7810da0696e89fd3f79ecce3
[3/4] phy: qcom-qmp: Add missing register definitions for PCS V5
commit: 71ae2acf1d7542ecd21c6933cae8fe65d550074b
[4/4] phy: qcom-qmp-pcie: Add support for IPQ9574 g3x1 and g3x2 PCIEs
commit: 2f2f5c13cc5ea87f1dd2debfd06fe5f624e5c0fd
Best regards,
--
Vinod Koul <vkoul@kernel.org>
prev parent reply other threads:[~2024-06-03 14:26 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-05-16 3:24 devi priya
2024-05-16 3:24 ` [PATCH V4 1/4] dt-bindings: phy: qcom,ipq8074-qmp-pcie: Document the IPQ9574 QMP PCIe PHYs devi priya
2024-05-16 3:24 ` [PATCH V4 2/4] phy: qcom-qmp: Add missing offsets for Qserdes PLL registers devi priya
2024-05-16 3:24 ` [PATCH V4 3/4] phy: qcom-qmp: Add missing register definitions for PCS V5 devi priya
2024-05-16 3:24 ` [PATCH V4 4/4] phy: qcom-qmp-pcie: Add support for IPQ9574 g3x1 and g3x2 PCIEs devi priya
2024-06-03 14:26 ` Vinod Koul [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=171742480737.106728.8115956533813966138.b4-ty@kernel.org \
--to=vkoul@kernel.org \
--cc=abel.vesa@linaro.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=kishon@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=neil.armstrong@linaro.org \
--cc=quic_cang@quicinc.com \
--cc=quic_devipriy@quicinc.com \
--cc=quic_msarkar@quicinc.com \
--cc=quic_qianyu@quicinc.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®