From: "Rob Herring (Arm)" <robh@kernel.org>
To: Luo Jie <quic_luoj@quicinc.com>
Cc: linux-doc@vger.kernel.org, Jakub Kicinski <kuba@kernel.org>,
"David S. Miller" <davem@davemloft.net>,
linux-arm-msm@vger.kernel.org, Jonathan Corbet <corbet@lwn.net>,
Andrew Lunn <andrew+netdev@lunn.ch>,
Pavithra R <quic_pavir@quicinc.com>,
"Gustavo A. R. Silva" <gustavoars@kernel.org>,
Kees Cook <kees@kernel.org>,
netdev@vger.kernel.org, linux-kernel@vger.kernel.org,
Eric Dumazet <edumazet@google.com>,
Lei Wei <quic_leiwei@quicinc.com>,
Paolo Abeni <pabeni@redhat.com>,
Conor Dooley <conor+dt@kernel.org>,
Simon Horman <horms@kernel.org>,
linux-hardening@vger.kernel.org,
Suruchi Agarwal <quic_suruchia@quicinc.com>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
quic_kkumarcs@quicinc.com, quic_linchen@quicinc.com,
Philipp Zabel <p.zabel@pengutronix.de>,
devicetree@vger.kernel.org
Subject: Re: [PATCH net-next v7 01/14] dt-bindings: net: Add PPE for Qualcomm IPQ9574 SoC
Date: Thu, 14 Aug 2025 17:40:54 -0500 [thread overview]
Message-ID: <175521125408.4049104.2810229443778226424.robh@kernel.org> (raw)
In-Reply-To: <20250812-qcom_ipq_ppe-v7-1-789404bdbc9a@quicinc.com>
On Tue, 12 Aug 2025 22:10:25 +0800, Luo Jie wrote:
> The PPE (packet process engine) hardware block is available in Qualcomm
> IPQ chipsets that support PPE architecture, such as IPQ9574. The PPE in
> the IPQ9574 SoC includes six ethernet ports (6 GMAC and 6 XGMAC), which
> are used to connect with external PHY devices by PCS. It includes an L2
> switch function for bridging packets among the 6 ethernet ports and the
> CPU port. The CPU port enables packet transfer between the ethernet ports
> and the ARM cores in the SoC, using the ethernet DMA.
>
> The PPE also includes packet processing offload capabilities for various
> networking functions such as route and bridge flows, VLANs, different
> tunnel protocols and VPN.
>
> The PPE switch is modeled according to the ethernet switch schema, with
> additional properties defined for the switch node for interrupts, clocks,
> resets, interconnects and Ethernet DMA. The switch port node is extended
> with additional properties for clocks and resets.
>
> Signed-off-by: Luo Jie <quic_luoj@quicinc.com>
> ---
> .../devicetree/bindings/net/qcom,ipq9574-ppe.yaml | 533 +++++++++++++++++++++
> 1 file changed, 533 insertions(+)
>
Reviewed-by: Rob Herring (Arm) <robh@kernel.org>
next prev parent reply other threads:[~2025-08-14 22:40 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-08-12 14:10 [PATCH net-next v7 00/14] Add PPE driver " Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 01/14] dt-bindings: net: Add PPE " Luo Jie
2025-08-14 22:40 ` Rob Herring (Arm) [this message]
2025-08-12 14:10 ` [PATCH net-next v7 02/14] docs: networking: Add PPE driver documentation " Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 03/14] net: ethernet: qualcomm: Add PPE driver for " Luo Jie
2025-08-12 16:54 ` Randy Dunlap
2025-08-13 11:39 ` Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 04/14] net: ethernet: qualcomm: Initialize PPE buffer management for IPQ9574 Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 05/14] net: ethernet: qualcomm: Initialize PPE queue " Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 06/14] net: ethernet: qualcomm: Initialize the PPE scheduler settings Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 07/14] net: ethernet: qualcomm: Initialize PPE queue settings Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 08/14] net: ethernet: qualcomm: Initialize PPE service code settings Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 09/14] net: ethernet: qualcomm: Initialize PPE port control settings Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 10/14] net: ethernet: qualcomm: Initialize PPE RSS hash settings Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 11/14] net: ethernet: qualcomm: Initialize PPE queue to Ethernet DMA ring mapping Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 12/14] net: ethernet: qualcomm: Initialize PPE L2 bridge settings Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 13/14] net: ethernet: qualcomm: Add PPE debugfs support for PPE counters Luo Jie
2025-08-12 14:10 ` [PATCH net-next v7 14/14] MAINTAINERS: Add maintainer for Qualcomm PPE driver Luo Jie
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=175521125408.4049104.2810229443778226424.robh@kernel.org \
--to=robh@kernel.org \
--cc=andrew+netdev@lunn.ch \
--cc=conor+dt@kernel.org \
--cc=corbet@lwn.net \
--cc=davem@davemloft.net \
--cc=devicetree@vger.kernel.org \
--cc=edumazet@google.com \
--cc=gustavoars@kernel.org \
--cc=horms@kernel.org \
--cc=kees@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=kuba@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-doc@vger.kernel.org \
--cc=linux-hardening@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=netdev@vger.kernel.org \
--cc=p.zabel@pengutronix.de \
--cc=pabeni@redhat.com \
--cc=quic_kkumarcs@quicinc.com \
--cc=quic_leiwei@quicinc.com \
--cc=quic_linchen@quicinc.com \
--cc=quic_luoj@quicinc.com \
--cc=quic_pavir@quicinc.com \
--cc=quic_suruchia@quicinc.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®