From: Tariq Toukan <tariqt@nvidia.com>
To: Eric Dumazet <edumazet@google.com>,
Jakub Kicinski <kuba@kernel.org>, Paolo Abeni <pabeni@redhat.com>,
Andrew Lunn <andrew+netdev@lunn.ch>,
"David S. Miller" <davem@davemloft.net>
Cc: Saeed Mahameed <saeedm@nvidia.com>,
Leon Romanovsky <leon@kernel.org>,
Tariq Toukan <tariqt@nvidia.com>, Mark Bloch <mbloch@nvidia.com>,
"Jonathan Corbet" <corbet@lwn.net>, Jiri Pirko <jiri@resnulli.us>,
<netdev@vger.kernel.org>, <linux-rdma@vger.kernel.org>,
<linux-doc@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
Gal Pressman <gal@nvidia.com>,
Dragos Tatulea <dtatulea@nvidia.com>
Subject: [PATCH net-next 0/2] net/mlx5e: Add pcie congestion event extras
Date: Sun, 7 Sep 2025 12:39:34 +0300 [thread overview]
Message-ID: <1757237976-531416-1-git-send-email-tariqt@nvidia.com> (raw)
Hi,
This small series by Dragos covers gaps requested in the initial pcie
congestion series [1]:
- Make pcie congestion thresholds configurable via devlink.
- Add a counter for stale pcie congestion events.
Regards,
Tariq
[1] https://lore.kernel.org/all/1752130292-22249-1-git-send-email-tariqt@nvidia.com/
Dragos Tatulea (2):
net/mlx5e: Make PCIe congestion event thresholds configurable
net/mlx5e: Add stale counter for PCIe congestion events
.../ethernet/mellanox/mlx5/counters.rst | 7 +-
Documentation/networking/devlink/mlx5.rst | 52 +++++++++
.../net/ethernet/mellanox/mlx5/core/devlink.c | 106 ++++++++++++++++++
.../net/ethernet/mellanox/mlx5/core/devlink.h | 4 +
.../mellanox/mlx5/core/en/pcie_cong_event.c | 79 +++++++++++--
5 files changed, 238 insertions(+), 10 deletions(-)
base-commit: c6142e1913de563ab772f7b0e4ae78d6de9cc5b1
--
2.31.1
next reply other threads:[~2025-09-07 9:40 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-07 9:39 Tariq Toukan [this message]
2025-09-07 9:39 ` [PATCH net-next 1/2] net/mlx5e: Make PCIe congestion event thresholds configurable Tariq Toukan
2025-09-09 12:00 ` Simon Horman
2025-09-07 9:39 ` [PATCH net-next 2/2] net/mlx5e: Add stale counter for PCIe congestion events Tariq Toukan
2025-09-09 12:01 ` Simon Horman
2025-09-07 10:26 ` [PATCH net-next 0/2] net/mlx5e: Add pcie congestion event extras Tariq Toukan
2025-09-10 2:30 ` patchwork-bot+netdevbpf
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1757237976-531416-1-git-send-email-tariqt@nvidia.com \
--to=tariqt@nvidia.com \
--cc=andrew+netdev@lunn.ch \
--cc=corbet@lwn.net \
--cc=davem@davemloft.net \
--cc=dtatulea@nvidia.com \
--cc=edumazet@google.com \
--cc=gal@nvidia.com \
--cc=jiri@resnulli.us \
--cc=kuba@kernel.org \
--cc=leon@kernel.org \
--cc=linux-doc@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-rdma@vger.kernel.org \
--cc=mbloch@nvidia.com \
--cc=netdev@vger.kernel.org \
--cc=pabeni@redhat.com \
--cc=saeedm@nvidia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®