mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Manivannan Sadhasivam <mani@kernel.org>
To: kwilczynski@kernel.org, u.kleine-koenig@baylibre.com,
	 aou@eecs.berkeley.edu, alex@ghiti.fr, arnd@arndb.de,
	bwawrzyn@cisco.com,  bhelgaas@google.com,
	unicorn_wang@outlook.com, conor+dt@kernel.org,
	 18255117159@163.com, inochiama@gmail.com, kishon@kernel.org,
	 krzk+dt@kernel.org, lpieralisi@kernel.org, palmer@dabbelt.com,
	 paul.walmsley@sifive.com, robh@kernel.org, s-vadapalli@ti.com,
	 tglx@linutronix.de, thomas.richard@bootlin.com,
	sycamoremoon376@gmail.com,  devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,  linux-pci@vger.kernel.org,
	linux-riscv@lists.infradead.org,  sophgo@lists.linux.dev,
	rabenda.cn@gmail.com, chao.wei@sophgo.com,
	 xiaoguang.xing@sophgo.com, fengchun.li@sophgo.com,
	jeffbai@aosc.io,  Chen Wang <unicornxw@gmail.com>
Subject: Re: (subset) [PATCH v3 0/7] Add PCIe support to Sophgo SG2042 SoC
Date: Fri, 19 Sep 2025 23:54:42 +0530	[thread overview]
Message-ID: <175830628258.24420.13208135130254060127.b4-ty@kernel.org> (raw)
In-Reply-To: <cover.1757643388.git.unicorn_wang@outlook.com>


On Fri, 12 Sep 2025 10:35:10 +0800, Chen Wang wrote:
> From: Chen Wang <unicorn_wang@outlook.com>
> 
> Sophgo's SG2042 SoC uses Cadence PCIe core to implement RC mode.
> 
> This is a completely rewritten PCIe driver for SG2042. It inherits
> some previously submitted patch codes (not merged into the upstream
> mainline), but the biggest difference is that the support for
> compatibility with old 32-bit PCIe devices has been removed in this
> new version. This is because after discussing with community users,
> we felt that there was not much demand for support for old devices,
> so we made a new design based on the simplified design and practical
> needs. If someone really needs to play with old devices, we can provide
> them with some necessary hack patches in the downstream repository.
> 
> [...]

Applied, thanks!

[1/7] dt-bindings: pci: Add Sophgo SG2042 PCIe host
      commit: 4e4a4f58bed19e1a3a5a7c3a18ce3b927b76fcd3
[2/7] PCI: cadence: Check pcie-ops before using it
      commit: 49a6c160ad4812476f8ae1a8f4ed6d15adfa6c09
[3/7] PCI: sg2042: Add Sophgo SG2042 PCIe driver
      commit: 1c72774df028429836eec3394212f2921bb830fc

Best regards,
-- 
Manivannan Sadhasivam <mani@kernel.org>


      parent reply	other threads:[~2025-09-19 18:24 UTC|newest]

Thread overview: 12+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-09-12  2:35 Chen Wang
2025-09-12  2:35 ` [PATCH v3 1/7] dt-bindings: pci: Add Sophgo SG2042 PCIe host Chen Wang
2025-09-12  2:36 ` [PATCH v3 2/7] PCI: cadence: Check pcie-ops before using it Chen Wang
2025-09-12  2:36 ` [PATCH v3 3/7] PCI: sg2042: Add Sophgo SG2042 PCIe driver Chen Wang
2025-09-12  2:36 ` [PATCH v3 4/7] riscv: sophgo: dts: add PCIe controllers for SG2042 Chen Wang
2025-09-20  7:42   ` Manivannan Sadhasivam
2025-09-28 23:53     ` Chen Wang
2025-09-12  2:37 ` [PATCH v3 5/7] riscv: sophgo: dts: enable PCIe for PioneerBox Chen Wang
2025-09-12  2:37 ` [PATCH v3 6/7] riscv: sophgo: dts: enable PCIe for SG2042_EVB_V1.X Chen Wang
2025-09-12  2:37 ` [PATCH v3 7/7] riscv: sophgo: dts: enable PCIe for SG2042_EVB_V2.0 Chen Wang
2025-09-16 11:06 ` [PATCH v3 0/7] Add PCIe support to Sophgo SG2042 SoC Chen Wang
2025-09-19 18:24 ` Manivannan Sadhasivam [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=175830628258.24420.13208135130254060127.b4-ty@kernel.org \
    --to=mani@kernel.org \
    --cc=18255117159@163.com \
    --cc=alex@ghiti.fr \
    --cc=aou@eecs.berkeley.edu \
    --cc=arnd@arndb.de \
    --cc=bhelgaas@google.com \
    --cc=bwawrzyn@cisco.com \
    --cc=chao.wei@sophgo.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=fengchun.li@sophgo.com \
    --cc=inochiama@gmail.com \
    --cc=jeffbai@aosc.io \
    --cc=kishon@kernel.org \
    --cc=krzk+dt@kernel.org \
    --cc=kwilczynski@kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=lpieralisi@kernel.org \
    --cc=palmer@dabbelt.com \
    --cc=paul.walmsley@sifive.com \
    --cc=rabenda.cn@gmail.com \
    --cc=robh@kernel.org \
    --cc=s-vadapalli@ti.com \
    --cc=sophgo@lists.linux.dev \
    --cc=sycamoremoon376@gmail.com \
    --cc=tglx@linutronix.de \
    --cc=thomas.richard@bootlin.com \
    --cc=u.kleine-koenig@baylibre.com \
    --cc=unicorn_wang@outlook.com \
    --cc=unicornxw@gmail.com \
    --cc=xiaoguang.xing@sophgo.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®