From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f180.google.com (mail-pf1-f180.google.com [209.85.210.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 002A282866 for ; Sat, 3 Jan 2026 04:50:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.180 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767415827; cv=none; b=Vt5dQ28l7APKfJ12LLG36Ui0WV4g//vMaLXb82Gh0SbEJ4ff79I8l50hEFY+0MGrOEnLbACuFOAQD5YX62AH4kynDdoRMMdOWTUwqi7GvZFtOCeVMqyeLh1d+RJOjpdAdc8wiBpDBnd8S3Rb6cuQkHDPwPMyLHNIjB99KNrxeFU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767415827; c=relaxed/simple; bh=uJOO1UjvJlDrDnXbpfz3DTtk4hztzw6AFdKIyH+wOsI=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=W6VIGnEt6urpc0npE9oRIRiMK+NE27I7/+pL9m9iZlHx4X2Op5mF8976PkkAByuE79pDXocBPCVFZ8Sms+lYVLJAyQs4/17Fa039fYc6xvYYlTAyWTyBuFBe5mKcm9m8WddbZ54kypdOaWTyTvMh9VumVuEalrmqjpFtQjr1++4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZtbGLOJY; arc=none smtp.client-ip=209.85.210.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZtbGLOJY" Received: by mail-pf1-f180.google.com with SMTP id d2e1a72fcca58-7bab7c997eeso14785187b3a.0 for ; Fri, 02 Jan 2026 20:50:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767415825; x=1768020625; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=YsHYW0GcvEr1wxZPwcWK3GbPG5TTUN++8f/TrGKFv8c=; b=ZtbGLOJY8khshQzN3ezC9LwWCekiOWYstv26JrVJE4f4wOnGIgIR4npfX0LO8M1cR8 dP7sAeGs7m4TU2hX4TBwe3WvAygD/RIdAgv/+TmcKml5Wu0dqD8h7fKmlb+ydrtPeqf4 yXlIArtl6NhBiUp6yAPlVdkcuyY9Ru0ggATiasFAy2c8j7y1+GfQ5rVigIXrCUrdwKg8 2kWwu/XMrukMZcr8coQWSpwvFd5/8u3cmtQYPySuqxLbIu3bdMQzyr0gRW7qdwV5maCs Md3enc9Cw3L6uSr1bfEFwFTXoOq5jBOa25raNzOwEv2eL7UojklTJY/OB8XAEvWB5YFD V1Vg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767415825; x=1768020625; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=YsHYW0GcvEr1wxZPwcWK3GbPG5TTUN++8f/TrGKFv8c=; b=m45gXwWdUHhQNXGU4ueuW1ViuTYXBBN1jK6QrNyotjxZvRXJ/l5jNIAZ7/8VI8kZKU aJdIfSl6g6T15NVGD9GogI93Eniyu1+sdHC/E5jsBpQxH4Z6AAhGqPKODw58UQh6DP4+ voQBuMK2d0drD/3z1e59L617kmlLpB3MzbrgQ1m1vwae/3IzfJZ6bn/vRR8xV4/UZN/N f3/9HjEchdvgXoBgBur5Do8OIn+AR/tHawjyEvy6Fs4HHm3b/ojuwk0XcoZDn2gPvX4m MAgVqq41U8uCGYScaqXdjcsGiMDEar8BbAeVvz+5SPsf9Ye11GfJ9VRc1OQdg7WQImIc c8VA== X-Forwarded-Encrypted: i=1; AJvYcCWukXybphRtSYnf6fybbXqf+LFcPw9PRDt1HIFLHKUfND5GrMIED2DMwymLhf3SVZ3iq88SEqfs7fdgo8I=@vger.kernel.org X-Gm-Message-State: AOJu0YycAo/ayIhIp6Hc866pUHYq+nq0WlD1iO5OghSQjMOMAtfiOXYa IBkf268oxhfEsA1tEWjS+Ha8U1xx1JRmFhdwo+A4PxINS5alrJ/WSrEj X-Gm-Gg: AY/fxX7/CntnQ1CGf+bfkh1GQecBFRKkj+IcbY6XadUTC1ADM4CtKqKh+ucF/PtpPw4 +172pdmjYndQRZtpj4BMd1hf/Z38RWnalhQR4gyj5+nDNwaco8pQO55xA1nVpAADQ5Pc4eIXrmF EwXxsZJ5MjhWLntfP2a390LZkJhV3iiyx0HWeS9c65FASat0bfDGyT7MjxL028BBzKnDrArokkD TnD3B4OTVX36L1QSYutq7j5jc0NIjWheYtxmXQ5NNMNyLY68JsFyecd/6xa6q9FZQosx36GHY4m GSsnTtMPs3Jj+mS0Nd5QaGvvA3jocOsdG989jG86Yzvk5iTgWzzU3+Q4y6DD3TXmD+BE9PyqYiY XjbQZ5pVIm1hcXIHV3dkXFjWntMDgTrEmAddPo/QNfiDk+Ezv6WVSmw89aYGvXo/kPghV+zbren hHo7+mzplS0be93j68bDDUrMOvgWwgR3Wz2go= X-Google-Smtp-Source: AGHT+IF90F2fmF2eDjyjEfoyNC/ZcIHn8WEhhBEdVO3NdOHkunZm7QOXXUBNNdZq4w6luowRDJ47oA== X-Received: by 2002:a05:6a20:9389:b0:371:5a31:e477 with SMTP id adf61e73a8af0-376a8eb7dfamr41941867637.25.1767415825019; Fri, 02 Jan 2026 20:50:25 -0800 (PST) Received: from [192.168.1.4] ([122.181.60.165]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c1e7bd61b40sm36952261a12.23.2026.01.02.20.50.20 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 02 Jan 2026 20:50:24 -0800 (PST) Message-ID: <180afaec-c9fb-4845-a1b9-6adc7b9c7434@gmail.com> Date: Sat, 3 Jan 2026 10:20:18 +0530 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3] dt-bindings: mtd: nvidia,tegra20-nand: convert to DT schema To: Rob Herring Cc: Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Stefan Agner , Lucas Stach , linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org References: <20251231-nvidia-nand-v3-1-2e67664d3674@gmail.com> <20260102155837.GA3840725-robh@kernel.org> Content-Language: en-US From: Charan Pedumuru In-Reply-To: <20260102155837.GA3840725-robh@kernel.org> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit On 02-01-2026 21:28, Rob Herring wrote: > On Wed, Dec 31, 2025 at 09:29:32AM +0000, Charan Pedumuru wrote: >> Convert NVIDIA Tegra NAND Flash Controller binding to YAML format. >> Changes during Conversion: >> - Define new properties `power-domains` and `operating-points-v2` >> because the existing in tree DTS uses them. >> >> Signed-off-by: Charan Pedumuru >> --- >> Changes in v3: >> - Removed pattern properties for partition. >> - Used single quotes for nand string in pattern properties. >> - Modified maxItems value and added minItems to reg property under nand child node. >> - Link to v2: https://lore.kernel.org/r/20251229-nvidia-nand-v2-1-b697d9724b0b@gmail.com >> >> Changes in v2: >> - Edited the commit description to match the updated changes. >> - Modified the description for the YAML. >> - Removed all the duplicated properties, defined a proper ref for both parent >> and child nodes. >> - Removed unnecessary properties from the required following the old >> text binding. >> - Link to v1: https://lore.kernel.org/r/20251030-nvidia-nand-v1-1-7614e1428292@gmail.com >> --- >> .../bindings/mtd/nvidia,tegra20-nand.yaml | 103 +++++++++++++++++++++ >> .../bindings/mtd/nvidia-tegra20-nand.txt | 64 ------------- >> 2 files changed, 103 insertions(+), 64 deletions(-) >> >> diff --git a/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml b/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml >> new file mode 100644 >> index 000000000000..632cfd7dc5e2 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml >> @@ -0,0 +1,103 @@ >> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >> +%YAML 1.2 >> +--- >> +$id: http://devicetree.org/schemas/mtd/nvidia,tegra20-nand.yaml# >> +$schema: http://devicetree.org/meta-schemas/core.yaml# >> + >> +title: NVIDIA Tegra NAND Flash Controller >> + >> +maintainers: >> + - Jonathan Hunter >> + >> +allOf: >> + - $ref: nand-controller.yaml >> + >> +description: >> + The NVIDIA NAND controller provides an interface between NVIDIA SoCs >> + and raw NAND flash devices. It supports standard NAND operations, >> + hardware-assisted ECC, OOB data access, and DMA transfers, and >> + integrates with the Linux MTD NAND subsystem for reliable flash management. >> + >> +properties: >> + compatible: >> + const: nvidia,tegra20-nand >> + >> + reg: >> + maxItems: 1 >> + >> + interrupts: >> + maxItems: 1 >> + >> + clocks: >> + maxItems: 1 >> + >> + clock-names: >> + items: >> + - const: nand >> + >> + resets: >> + maxItems: 1 >> + >> + reset-names: >> + items: >> + - const: nand >> + >> + power-domains: >> + maxItems: 1 >> + >> + operating-points-v2: >> + maxItems: 1 >> + >> +patternProperties: >> + '^nand@': >> + type: object >> + description: Individual NAND chip connected to the NAND controller >> + $ref: raw-nand-chip.yaml# >> + >> + properties: >> + reg: >> + minItems: 1 >> + maxItems: 5 > > Sigh. I gave you the exact schema to use. How is 5 address ENTRIES > valid? Again: > > reg: > maximum: 5 Okay, I thought it's an invalid syntax as I never used it to represent reg property before, I will fix it in the next revision. Thanks. > > Rob -- Best Regards, Charan.