From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-oi1-f181.google.com (mail-oi1-f181.google.com [209.85.167.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 593FF2DFA5B for ; Mon, 12 Jan 2026 17:10:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.181 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768237827; cv=none; b=mTOtFJa55JxddB4BOTMdbkvMQtWaTbEWdtae2biQjqd2lz13B3zw4X962e6KWNTEP2ZEIPCnzAzlofUDx3heYrG5ZeIerGJFZNcFcakbIWhdezKofZQO5XOnWoewM2OkG7mcQbu+bXIyhHrAucrR/JmOhxpHMyGrZdMOWEywFn4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768237827; c=relaxed/simple; bh=OAH5naFNjOllYduWvwQD0Wi97hw4lHAw0rHxC1KY20c=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=id7huNQA9reVoL5vrO8mDgNriKN32HvGttjUqAkMyU69dlcpXT7BvoFFwwAVHlrD/AaNRzhcCOvcY/LwXHZA+8+WoG3J2Tlqak6+AK7qggXCjCLgniRy3B95STz4QO8mJM4VemJnspXuPdzgJVEDQIQgNMQxD12d/7nIwYJ3kHw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=yLFHmJ63; arc=none smtp.client-ip=209.85.167.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="yLFHmJ63" Received: by mail-oi1-f181.google.com with SMTP id 5614622812f47-4510974a8cdso3603102b6e.0 for ; Mon, 12 Jan 2026 09:10:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1768237824; x=1768842624; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=m9/AFf01u7lcoTbEksrXqqgn2N/dpSWjRoYjLFZ9u+U=; b=yLFHmJ63uszX4HY8EJJL5iMkcJKuunD1+Sw63Ku0zRMWJD6Lo7EY32lab6N/jZBOK9 dSEcwZrEU3Q5nAxlgdCbmojByYanaHjqFoDyNXywxXYEzZhm2KGz41ztfyIOygcXirwe H0IqrjAFF5RRA6oP5nDIKzewNkZvWvjiySUX1VYibq6DerUgOZmNz+R6x8cvUcZrk33d ACzPHN61jigcXLIzD4X08FR0pw3AwzaJpL/zF8WhIuXcIPlSSPZGYKmiC+nhhg+BXEDG Zc6YAms/yOzmBhkyCCce4/UO8/eCvEsxfv7hHJ0BM0kzCIp79S5qBovShXGSJfvtW2X2 akFw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768237824; x=1768842624; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=m9/AFf01u7lcoTbEksrXqqgn2N/dpSWjRoYjLFZ9u+U=; b=M6M7fUEyEPwkJpfWuiu/b0bL26i/TbkwnTbdTpCvBcvWg+hlF9vOChZ0ab1csvOEEp YfNJVQ5DL8aY5t51xQ68ddNggrxHe1DesBGQB8Y9s3wsRm252QppC919XgG1iotYmfjN H4B8P2+mZLOpdbmqNiQGp/LDhFKea1r7rpyLqLATKmDWA8g8pSLhYi9dNGPPtwEtFnpT GT5BsWy5Dcn4JueFBxA71VZmB20Zdg/Qx/VrLq+bMZ/jxdBkl04j2vymQWXg2lz0nmDt SPWpzFVsKG7xguHhF4478u7mp/nc2wffgY7X7H108isBLUer1MBSKI3dAhPY3El/Wu3Q Q2Yg== X-Forwarded-Encrypted: i=1; AJvYcCVIs8nhyRmOsMfszkqEEK2Op/HMZgfRMvRpLCtgIqkKQUL2HafzaiklwVBj/JRK4yc3aGQGLaDmTDwE9hs=@vger.kernel.org X-Gm-Message-State: AOJu0YytPwezqk4h/0p4+96q54ZixIwz2STWjdPLGiLvgxOcvEVciaTh NEmjcTTLj7h65NQekQpQe0UqcgnF7RudaGFEoqjZ6h2AwdF1RjfY+E3fD5zq1q+ASpM= X-Gm-Gg: AY/fxX5KIGrnWgdqMWw6eX3rA9ZyNmgfeAxg934aQN70ISOZolWQ50Zg3eBAEOO49cf Rn2dBUJ4JQAKzOxQ84+Xuvi4EON0fYonX7tiF/ZHUMoebSu90Y5T+LsD+jfygUSnnGCUa45sMYH bCn3LPn9hk/CFyKAb4TfN+WmL1WZkalHAGKdIKq9kLPrGLXgTrD0c/ktB9GzKtTJk8hJ605JUZy BsKcKlLwl9k4snQ169GWvlZDXtBtE03BC9zZhYKLrd6VViUkrkxoio85aoNSi/pmQr8dA21exUz /vFTS2sHAJfWwC6Um6rs4VdpJ+8xinN+3wE6sS/sA5GM0d8U/eC/El20GXp9m5/H1pI8ETLZaSt ERdHnfaFqJZ62M2UggV402495PvUAX6iTe61C8rZ7EQmDmuc5wjYh+lvPZ5cUEwEeSwbfAwzFJD /3D577l85WU4EWytw4bxEPJBQCi4YwGWDubHJfOyL9tW8woBVTCCD03m1ZMm0AJ1W3F1QSrtY= X-Google-Smtp-Source: AGHT+IERGDoUKExncVjlW46GPrn6YhEvSLbilPx7CfLMbFAf04otsZ0YAgDPpRk+Jn6HZpG/4t2pKg== X-Received: by 2002:a05:6808:3507:b0:450:cc23:98c6 with SMTP id 5614622812f47-45a6bedeee2mr9476465b6e.56.1768237824219; Mon, 12 Jan 2026 09:10:24 -0800 (PST) Received: from ?IPV6:2600:8803:e7e4:500:6b4b:49b3:cce5:b58f? ([2600:8803:e7e4:500:6b4b:49b3:cce5:b58f]) by smtp.gmail.com with ESMTPSA id 5614622812f47-45a5e183cd4sm8162627b6e.1.2026.01.12.09.10.23 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 12 Jan 2026 09:10:23 -0800 (PST) Message-ID: <19e3980b-043a-40bc-9944-3ff2ef389ab7@baylibre.com> Date: Mon, 12 Jan 2026 11:10:22 -0600 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v4 4/9] spi: add multi_lane_mode field to struct spi_transfer To: Andy Shevchenko Cc: Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Marcelo Schmitt , Michael Hennerich , =?UTF-8?Q?Nuno_S=C3=A1?= , Jonathan Cameron , Andy Shevchenko , Sean Anderson , linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-iio@vger.kernel.org References: <20251219-spi-add-multi-bus-support-v4-0-145dc5204cd8@baylibre.com> <20251219-spi-add-multi-bus-support-v4-4-145dc5204cd8@baylibre.com> Content-Language: en-US From: David Lechner In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit On 12/27/25 9:14 AM, Andy Shevchenko wrote: > On Fri, Dec 19, 2025 at 03:32:12PM -0600, David Lechner wrote: >> Add a new multi_lane_mode field to struct spi_transfer to allow >> peripherals that support multiple SPI lanes to be used with a single >> SPI controller. >> >> This requires both the peripheral and the controller to have multiple >> serializers connected to separate data lanes. It could also be used with >> a single controller and multiple peripherals that are functioning as a >> single logical device (similar to parallel memories). > > ... > >> unsigned cs_change:1; >> unsigned tx_nbits:4; >> unsigned rx_nbits:4; >> + >> +#define SPI_MULTI_LANE_MODE_SINGLE 0 /* only use single lane */ >> +#define SPI_MULTI_LANE_MODE_STRIPE 1 /* one data word per lane */ >> +#define SPI_MULTI_LANE_MODE_MIRROR 2 /* same word sent on all lanes */ >> + unsigned multi_lane_mode: 2; >> + >> unsigned timestamped:1; > > Btw, have you checked the layout of these bitfields? Are they all in one 32-bit > word or split? Dunno if `pahole` handles them, never actually paid attention > before. > There are only 14 bits used so far.