From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 98C283559F6 for ; Tue, 6 Jan 2026 18:02:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767722577; cv=none; b=jxEavUAmSEBrdzguPIqOkUDgzu41LGZ6zCLpWbLIOH7RszjlXcNzxrHs/6OC6WeshYJ2rDeAWlgkl/xdr98qaU5mHC0PPzYx+8bK0acc3wCItZkLYBTMUAhZctRaEar+plpCZXW8PEPuStkZQIbXlE7fcgT4LqxpJ/blSKl/dWA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767722577; c=relaxed/simple; bh=lvcvCny0TmxSGMdq7cp/oIKucCCF/BYd8yrR7hvTLPs=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=uV3f1VLlAiOta8FLEy5HdTC2M7nTLORUIMb67bHUOHvByB0hAqf0ulGsVV1pFiF8wnWdQUteVmVDiYYtBf9x+ivUlI6/H1OmzzMz0E5ukKR0Nh9txLZxQL5iFoYbshWCJ1SajTNQtt5XLnEKJ+xo7+lWbU7R12y8aj1Dgj1mQd0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=PiJvXYK0; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gjvSMZiZ; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="PiJvXYK0"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gjvSMZiZ" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 606GqN3c3889006 for ; Tue, 6 Jan 2026 18:02:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= oIIgwyqHhHLYLpRZZa8pvZl4il54kRtKwJstUItc5I0=; b=PiJvXYK0YOmiUKAo qtOKg251CLPfTusQnGB05a8e9actLxX6wvv+rXcyH49h0cYuS7qSwRUFWQp93n8A DkO0Oid85vhaJtN5S9FGWw0/pm6w6N2yXDB0AasL6ldaNozPee3VO0CFB33rh3I+ oeYq+nOaeqIFhsanadQXifxVoanJrc5H994KbX3xkQU3ah1HEZOR7qBjBHIjySIr eoNM1BYhj4EttPw7070ECYJSI5/WUNXNnoT6f2f6TYEukQ/vg8UFJNxV1yC6z36f eVj88zk8uOxEkeSd4JU6w9USAo7I5nhezh5ZRlXH9i2sQdzkafMW8JQyNQW2zC0+ wBA0GA== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bh6a0g7b2-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 06 Jan 2026 18:02:54 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-2b062c1aa44so1282964eec.0 for ; Tue, 06 Jan 2026 10:02:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1767722573; x=1768327373; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=oIIgwyqHhHLYLpRZZa8pvZl4il54kRtKwJstUItc5I0=; b=gjvSMZiZ66a/xN7fZ9qp17lrQJn5coYBXCSomr7VLToyBWdALPAQto1Ci6ScDzmr70 492FGEsj0WTNCgGKvvC2ffKBO1EqBVShHQ9wjBS26QnGLnuTrDKvBdbh/9NjuL+3qN9B 2TleFAIBHP34pxRRY0apFMDAX3+15+dJpMCkLa/MnQSJvo6UDWwFRDP5n2iJi7NSE75H XrtBLR++JPkikc0N9K/pdzYnLHS2O0SCUXMVab/3Z7vKHvwT0O3YdOHM/bNO43YUoZVV HEshj+ygAA9YTFtMOWGd7i//ckaoPjVt7tzRQNtNca0z/6Up/Es/b4NSlJNrS22ZQeHf 3+MQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767722573; x=1768327373; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=oIIgwyqHhHLYLpRZZa8pvZl4il54kRtKwJstUItc5I0=; b=O7z8OoobP/aEiFhUVj6xF3tJCT/vV3sxDwN90V76XpaXEQJk3Hs0EoP4ObZ94BpuX1 rBrtPtuNZdRboCzPLT3PPp1kyppav8AiLcndIIi9eNWZDuPsW5UhN6Hj9SykYVF0nODu Yjc4qnO7aWvxnjei6Kd/hCRsDlGi3GnL99kTlGWZfJqs0StpV3DKIRYSPdg+BRgLpT+4 4pOsa77dtBB813zawrqn2z/rNyAvthJXuc1h9hvCs0FPoc+8sULQAMPhD4RX2NuI8TpZ ViVGlGohrvztS8eqzf6h2M7UbOO9R1VhXTWa25jts6mHHwvZdn1pkih9Mc4ClQbwMoqK B2iw== X-Forwarded-Encrypted: i=1; AJvYcCXPBGUmAXRgV5Q8+djIqe04+8BV/tP/W8jbmiTKOgx3IFcOtbxHu3itevYItor4P85YFfBVmU6qq6lmYkQ=@vger.kernel.org X-Gm-Message-State: AOJu0YzaV1bDGxvJZs+OQfDifN1HF2IkLS98hs4+FJGBHZ1iPzOmCh/9 riKqyafWwRvUDCJpJLnfvr2X6MhWF1fkFw0DfcoWlQVs7P0BnDPFkEsSoP+tnJsXnW7jQ7U7Rt7 EZ6HT5vNScZ65I963yv9ugnwlxfMwOAvZjC1v/5nbxtsgrsVCpxnndYHu+X9MbBNueoM= X-Gm-Gg: AY/fxX5/v6WvCITdI3hm8oeDsxpzwhv6sjpTrOLbuc+MeD6u14/TJIajLDUu/OOqzXu bCTGEh/AgWXKMrDb66NM6Efsd1ZFlZuMEyCAIga46efi35LjKSzPhwn1NWkPfEy0qRFtD6mtzrJ mzvp4PHmBIziNKW2LkFpQ6OxhEtVHGQQQC6hbgIBFszGlDm02vVUdKdA4kkvCgOU7AtzwFe0G61 8J8QPhTa66zCOjCCJPTGkGyFejFwc+8vOrxA6LH0cfbcDni6RvbVtw1sIi4Br0Jt1+6HcWdxinw +e9d5279YiJ1AWWMcoEGSwW4+pDTlduVQ3yBY5e/tczG3NmwrVqxMvRpWhNMoYYrZHZiE5ijIa+ 0W3ZTgqj6Yl0UCrgOdUFWEbyJd+o1oGDS00V3N0CW/SoS X-Received: by 2002:a05:7300:1802:b0:2b0:5609:a58c with SMTP id 5a478bee46e88-2b16f924892mr3922737eec.32.1767722572982; Tue, 06 Jan 2026 10:02:52 -0800 (PST) X-Google-Smtp-Source: AGHT+IGqN3fC4CHs8O90rLaYo/mMqHXWqZ+VV8NHdkTRW/9qmN1IXbalu6uADFCWa7YGZdqDiyy4ug== X-Received: by 2002:a05:7300:1802:b0:2b0:5609:a58c with SMTP id 5a478bee46e88-2b16f924892mr3922575eec.32.1767722570475; Tue, 06 Jan 2026 10:02:50 -0800 (PST) Received: from [172.20.10.12] ([172.56.240.157]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b1706a55e2sm4286114eec.8.2026.01.06.10.02.48 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 06 Jan 2026 10:02:49 -0800 (PST) Message-ID: <1a371977-1fb5-4f3d-b4bf-7fb08c9c577f@oss.qualcomm.com> Date: Tue, 6 Jan 2026 10:02:46 -0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 2/7] media: dt-bindings: Add CAMSS device for SM8750 To: Krzysztof Kozlowski , Hangxiang Ma Cc: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Todor Tomov , Vladimir Zapolskiy , Mauro Carvalho Chehab , Bryan O'Donoghue , linux-i2c@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, jeyaprakash.soundrapandian@oss.qualcomm.com References: <20251126-add-support-for-camss-on-sm8750-v1-0-646fee2eb720@oss.qualcomm.com> <20251126-add-support-for-camss-on-sm8750-v1-2-646fee2eb720@oss.qualcomm.com> <20251127-smart-tuatara-of-downpour-88c16d@kuoka> Content-Language: en-US From: Vijay Kumar Tumati In-Reply-To: <20251127-smart-tuatara-of-downpour-88c16d@kuoka> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-Proofpoint-ORIG-GUID: 7-QGJZFKbkPXaUAxeygsmHGHBZQwnlu_ X-Proofpoint-GUID: 7-QGJZFKbkPXaUAxeygsmHGHBZQwnlu_ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTA2MDE1NiBTYWx0ZWRfX4LSO5i7aK6nZ tXW7g6iTFDSVlQzAUv/+5oCoYmF+6lO4yAvTL8Nn3QsuZSC/c4cBk9ja9v3ZiNwPOkbp43Wu1oQ EicRVY5vIkRWd3TIT0EcdJbBR5oAGlUvjUMy2Y94AYZhti/pF1GbSxPsnh/3aZHtuUNa0DEEgCQ CJSOWWYzNIMmaMZG7WEtjLWbs6wcLi2o9aBXuvY9nAGPpCxDjqthajcxotiuFrbWINwyPG9TbGL U456EZkMs0rRPWWnVz2eN0kf+ta902eeGEOEmUGn0GgmxMFYTKD8r7DNw/B0NUOqNjN3DOFIADg FcfQlbBj6B/JwjkuXZb6+l03mKHYlmD5ZRBHYxvZPmbVc/PCoH+yfxMOTEoSJ1X1mKimvfn/JBG deqEsyiAV7kmsMb4WxLMfa9Ro3l9+LG6eClZlG+KYmCMzJk8hd1k9lGcMZ1r59R8CZx1fbSK8ha PEfkpe39YU/bpRJzeww== X-Authority-Analysis: v=2.4 cv=MtdfKmae c=1 sm=1 tr=0 ts=695d4e4e cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=J3Fo5nLEaHaPiRlpdRcYgw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=SYJUZRzdtcDiQi1wpHUA:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-06_01,2026-01-06_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 phishscore=0 adultscore=0 bulkscore=0 priorityscore=1501 clxscore=1015 impostorscore=0 spamscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601060156 On 11/27/2025 12:10 AM, Krzysztof Kozlowski wrote: > On Wed, Nov 26, 2025 at 01:38:35AM -0800, Hangxiang Ma wrote: >> Add the compatible string "qcom,sm8750-camss" to support the Camera > s/to support the/for the/ > > Bindings do not support hardware. Ack > >> Subsystem (CAMSS) on the Qualcomm SM8750 platform. >> >> The SM8750 platform provides: >> - 3 x VFE, 5 RDI per VFE >> - 2 x VFE Lite, 4 RDI per VFE Lite >> - 3 x CSID >> - 2 x CSID Lite >> - 6 x CSIPHY >> - 2 x ICP >> - 1 x IPE >> - 2 x JPEG DMA & Downscaler >> - 2 x JPEG Encoder >> - 1 x OFE >> - 5 x RT CDM >> - 3 x TPG >> >> Signed-off-by: Hangxiang Ma >> --- >> .../bindings/media/qcom,sm8750-camss.yaml | 664 +++++++++++++++++++++ >> 1 file changed, 664 insertions(+) >> >> diff --git a/Documentation/devicetree/bindings/media/qcom,sm8750-camss.yaml b/Documentation/devicetree/bindings/media/qcom,sm8750-camss.yaml >> new file mode 100644 >> index 000000000000..6b2b0b5a7e19 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/media/qcom,sm8750-camss.yaml >> @@ -0,0 +1,664 @@ >> +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) >> +%YAML 1.2 >> +--- >> +$id: http://devicetree.org/schemas/media/qcom,sm8750-camss.yaml# >> +$schema: http://devicetree.org/meta-schemas/core.yaml# >> + >> +title: Qualcomm SM8750 Camera Subsystem (CAMSS) >> + >> +maintainers: >> + - Hangxiang Ma >> + >> +description: >> + This binding describes the camera subsystem hardware found on SM8750 Qualcomm > s/This binding ..../SM8750 CAMSS (Camera Subsystem) is foo bar..../ > > or any other form which will describe the hardware. There is no point to > say that binding describes hardware. It cannot describe anything else. Ack > >> + SoCs. It includes submodules such as CSIPHY (CSI Physical layer) and CSID >> + (CSI Decoder), which comply with the MIPI CSI2 protocol. >> + >> + The subsystem also integrates a set of real-time image processing engines and >> + their associated configuration modules, as well as non-real-time engines. >> + >> + Additionally, it encompasses a test pattern generator (TPG) submodule. >> + >> +properties: >> + compatible: >> + const: qcom,sm8750-camss >> + >> + reg: >> + items: >> + - description: Registers for CSID 0 >> + - description: Registers for CSID 1 >> + - description: Registers for CSID 2 >> + - description: Registers for CSID Lite 0 >> + - description: Registers for CSID Lite 1 >> + - description: Registers for CSIPHY 0 >> + - description: Registers for CSIPHY 1 >> + - description: Registers for CSIPHY 2 >> + - description: Registers for CSIPHY 3 >> + - description: Registers for CSIPHY 4 >> + - description: Registers for CSIPHY 5 >> + - description: Registers for VFE (Video Front End) 0 >> + - description: Registers for VFE 1 >> + - description: Registers for VFE 2 >> + - description: Registers for VFE Lite 0 >> + - description: Registers for VFE Lite 1 >> + - description: Registers for ICP (Imaging Control Processor) 0 >> + - description: Registers for ICP SYS 0 >> + - description: Registers for ICP 1 >> + - description: Registers for ICP SYS 1 >> + - description: Registers for IPE (Image Processing Engine) >> + - description: Registers for JPEG DMA & Downscaler 0 >> + - description: Registers for JPEG Encoder 0 >> + - description: Registers for JPEG DMA & Downscaler 1 >> + - description: Registers for JPEG Encoder 1 >> + - description: Registers for OFE (Offline Front End) >> + - description: Registers for RT CDM (Camera Data Mover) 0 >> + - description: Registers for RT CDM 1 >> + - description: Registers for RT CDM 2 >> + - description: Registers for RT CDM 3 >> + - description: Registers for RT CDM 4 >> + - description: Registers for TPG 0 >> + - description: Registers for TPG 1 >> + - description: Registers for TPG 2 >> + >> + reg-names: >> + items: >> + - const: csid0 >> + - const: csid1 >> + - const: csid2 >> + - const: csid_lite0 >> + - const: csid_lite1 >> + - const: csiphy0 >> + - const: csiphy1 >> + - const: csiphy2 >> + - const: csiphy3 >> + - const: csiphy4 >> + - const: csiphy5 > I had impression there were talks and plans to split CSI PHY out of > camss. Some other patches got blocked by this, so unfortunately this as > well. Your cover letter does not answer on this, so unfortuntaly this > concludes the review. I believe we are not blocking the ongoing patches for this. I will let Bryan confirm this. > >> + - const: vfe0 >> + - const: vfe1 >> + - const: vfe2 >> + - const: vfe_lite0 >> + - const: vfe_lite1 >> + - const: icp0 >> + - const: icp0_sys >> + - const: icp1 >> + - const: icp1_sys >> + - const: ipe >> + - const: jpeg_dma0 >> + - const: jpeg_enc0 >> + - const: jpeg_dma1 >> + - const: jpeg_enc1 >> + - const: ofe >> + - const: rt_cdm0 >> + - const: rt_cdm1 >> + - const: rt_cdm2 >> + - const: rt_cdm3 >> + - const: rt_cdm4 >> + - const: tpg0 >> + - const: tpg1 >> + - const: tpg2 >> + >> + clocks: >> + maxItems: 61 >> + >> + clock-names: >> + items: >> + - const: camnoc_nrt_axi >> + - const: camnoc_rt_axi >> + - const: camnoc_rt_vfe0 >> + - const: camnoc_rt_vfe1 >> + - const: camnoc_rt_vfe2 >> + - const: camnoc_rt_vfe_lite >> + - const: cam_top_ahb > cpas_ahb? Ack > >> + - const: cam_top_fast_ahb > Isn't this cpas_fast_ahb? Why every schema comes with its own naming... Ack. These were based on Kaanapali patches but we updated these there too. Will do the same here. >> + - const: csid >> + - const: csid_csiphy_rx >> + - const: csiphy0 >> + - const: csiphy0_timer >> + - const: csiphy1 >> + - const: csiphy1_timer >> + - const: csiphy2 >> + - const: csiphy2_timer >> + - const: csiphy3 >> + - const: csiphy3_timer >> + - const: csiphy4 >> + - const: csiphy4_timer >> + - const: csiphy5 >> + - const: csiphy5_timer >> + - const: gcc_hf_axi > Look at previous generation how this is called: gcc_axi_hf. Use that > name. Ack > >> + - const: vfe0 >> + - const: vfe0_fast_ahb >> + - const: vfe1 >> + - const: vfe1_fast_ahb >> + - const: vfe2 >> + - const: vfe2_fast_ahb >> + - const: vfe_lite >> + - const: vfe_lite_ahb >> + - const: vfe_lite_cphy_rx >> + - const: vfe_lite_csid >> + - const: qdss_debug_xo >> + - const: camnoc_ipe_nps >> + - const: camnoc_ofe >> + - const: gcc_sf_axi >> + - const: icp0 >> + - const: icp0_ahb >> + - const: icp1 >> + - const: icp1_ahb >> + - const: ipe_nps >> + - const: ipe_nps_ahb >> + - const: ipe_nps_fast_ahb >> + - const: ipe_pps >> + - const: ipe_pps_fast_ahb >> + - const: jpeg0 >> + - const: jpeg1 >> + - const: ofe_ahb >> + - const: ofe_anchor >> + - const: ofe_anchor_fast_ahb >> + - const: ofe_hdr >> + - const: ofe_hdr_fast_ahb >> + - const: ofe_main >> + - const: ofe_main_fast_ahb >> + - const: vfe0_bayer >> + - const: vfe0_bayer_fast_ahb >> + - const: vfe1_bayer >> + - const: vfe1_bayer_fast_ahb >> + - const: vfe2_bayer >> + - const: vfe2_bayer_fast_ahb >> + >> + interrupts: >> + maxItems: 32 >> + >> + interrupt-names: >> + items: >> + - const: csid0 >> + - const: csid1 >> + - const: csid2 >> + - const: csid_lite0 >> + - const: csid_lite1 >> + - const: csiphy0 >> + - const: csiphy1 >> + - const: csiphy2 >> + - const: csiphy3 >> + - const: csiphy4 >> + - const: csiphy5 >> + - const: vfe0 >> + - const: vfe1 >> + - const: vfe2 >> + - const: vfe_lite0 >> + - const: vfe_lite1 >> + - const: camnoc_nrt >> + - const: camnoc_rt >> + - const: icp0 >> + - const: icp1 >> + - const: jpeg_dma0 >> + - const: jpeg_enc0 >> + - const: jpeg_dma1 >> + - const: jpeg_enc1 >> + - const: rt_cdm0 >> + - const: rt_cdm1 >> + - const: rt_cdm2 >> + - const: rt_cdm3 >> + - const: rt_cdm4 >> + - const: tpg0 >> + - const: tpg1 >> + - const: tpg2 >> + >> + interconnects: >> + maxItems: 4 >> + >> + interconnect-names: >> + items: >> + - const: ahb >> + - const: hf_mnoc >> + - const: sf_icp_mnoc >> + - const: sf_mnoc > Which previous generation you used as ordering style? X1E has it > different. The ordering is based on Kaanapali patches. Some names have been updated on the latest Kaanapali patches to be consistent with previous generations. and will update those here too. >> + >> + iommus: >> + items: >> + - description: VFE non-protected stream >> + - description: ICP0 shared stream >> + - description: ICP1 shared stream >> + - description: IPE CDM non-protected stream >> + - description: IPE non-protected stream >> + - description: JPEG non-protected stream >> + - description: OFE CDM non-protected stream >> + - description: OFE non-protected stream >> + - description: VFE / VFE Lite CDM non-protected stream >> + >> + power-domains: >> + items: >> + - description: >> + VFE0 GDSC - Global Distributed Switch Controller for VFE0. >> + - description: >> + VFE1 GDSC - Global Distributed Switch Controller for VFE1. >> + - description: >> + VFE2 GDSC - Global Distributed Switch Controller for VFE2. >> + - description: >> + Titan GDSC - Global Distributed Switch Controller for the entire camss. >> + - description: >> + IPE GDSC - Global Distributed Switch Controller for IPE. >> + - description: >> + OFE GDSC - Block Global Distributed Switch Controller for OFE. >> + >> + power-domain-names: >> + items: >> + - const: vfe0 >> + - const: vfe1 >> + - const: vfe2 > Previous generations call these IFE, I already raised this and you > changed to ife in Kaanapali. So are all future devices going to use > rather VFE name? Will change to 'ife'. > >> + - const: top >> + - const: ipe >> + - const: ofe >> + >> + vdd-csiphy0-0p88-supply: > 88->8, so: vdd-csiphy0-0p8-supply: > > Same in other places. This is how it is called for every binding. Ack >> + description: >> + Phandle to a 0.88V regulator supply to CSIPHY0 core block. >> + >> + vdd-csiphy0-1p2-supply: >> + description: >> + Phandle to a 1.2V regulator supply to CSIPHY0 pll block. >> + >> + vdd-csiphy1-0p88-supply: >> + description: >> + Phandle to a 0.88V regulator supply to CSIPHY1 core block. > Best regards, > Krzysztof >