From: Siddharth Vadapalli <s-vadapalli@ti.com>
To: Dominik Haller <d.haller@phytec.de>
Cc: "nm@ti.com" <nm@ti.com>, "vigneshr@ti.com" <vigneshr@ti.com>,
"kristo@kernel.org" <kristo@kernel.org>,
"krzk+dt@kernel.org" <krzk+dt@kernel.org>,
"conor+dt@kernel.org" <conor+dt@kernel.org>,
"robh@kernel.org" <robh@kernel.org>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"srk@ti.com" <srk@ti.com>,
"s-vadapalli@ti.com" <s-vadapalli@ti.com>
Subject: Re: [PATCH v3 0/5] TI-K3-DTS: Cleanup CPSW DT Nodes
Date: Wed, 15 Oct 2025 10:28:51 +0530 [thread overview]
Message-ID: <1b2b23293b01cec8161bc749bb864b18b3d41678.camel@ti.com> (raw)
In-Reply-To: <df6acbfe5d30956ed66e2768fa595c36d2ebe98a.camel@phytec.de>
On Tue, 2025-10-14 at 17:07 +0000, Dominik Haller wrote:
> On Di, 2025-10-14 at 18:23 +0530, Siddharth Vadapalli wrote:
> > Hello,
> >
> > This series cleans up the CPSW Device-tree nodes by updating the SoC
> > and
> > board files to keep CPSW disabled in the SoC files and enable it only
> > in
> > the board files.
> >
> > The following is a summary of the SoCs, CPSW instance and the Boards
> > that
> > this series affects:
> Hello Siddharth,
>
> please also enable cpsw3g in our k3-am62-phycore-som.dtsi and mcu_cpsw
> in our k3-am68-phyboard-izar.dts.
> Unless I'm missing some other patches you're turning off ethernet on
> those two both platforms too.
Thank you for pointing it out. I will include them and post the v4 series.
Regards,
Siddharth.
next prev parent reply other threads:[~2025-10-15 4:58 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-14 12:53 Siddharth Vadapalli
2025-10-14 12:53 ` [PATCH v3 1/5] arm64: dts: ti: k3-am62: disable "cpsw3g" in SoC file and enable in board file Siddharth Vadapalli
2025-10-14 12:53 ` [PATCH v3 2/5] arm64: dts: ti: k3-am65: disable "mcu_cpsw" " Siddharth Vadapalli
2025-10-14 12:53 ` [PATCH v3 3/5] arm64: dts: ti: k3-j7200: " Siddharth Vadapalli
2025-10-14 12:53 ` [PATCH v3 4/5] arm64: dts: ti: k3-j721e: disable "mcu_cpsw" in SoC file and enable it " Siddharth Vadapalli
2025-10-14 12:53 ` [PATCH v3 5/5] arm64: dts: ti: k3-j721s2: disable "mcu_cpsw" in SoC file and enable in board files Siddharth Vadapalli
2025-10-14 17:07 ` [PATCH v3 0/5] TI-K3-DTS: Cleanup CPSW DT Nodes Dominik Haller
2025-10-15 4:58 ` Siddharth Vadapalli [this message]
2025-10-15 11:16 ` Siddharth Vadapalli
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1b2b23293b01cec8161bc749bb864b18b3d41678.camel@ti.com \
--to=s-vadapalli@ti.com \
--cc=conor+dt@kernel.org \
--cc=d.haller@phytec.de \
--cc=devicetree@vger.kernel.org \
--cc=kristo@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nm@ti.com \
--cc=robh@kernel.org \
--cc=srk@ti.com \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®