Re: pci cacheline size / latency oddness.

[Andi Kleen <ak@suse.de>]

On Mon, Aug 01, 2005 at 08:41:49PM -0400, Parag Warudkar wrote:
> On Mon, 2005-08-01 at 19:35 -0400, Dave Jones wrote:
> > This means we will do the wrong thing on AMD machines which have
> > 64 byte cachelines.
> 
> pcibios_init (in i386/pci/common.c, which is linked in by X86_64 PCI
> code) seems to do this 
>  
> if (c->x86 >= 6 && c->x86_vendor == X86_VENDOR_AMD)
>                 pci_cache_line_size = 64 >> 2;  /* K7 & K8 */
> 
> Is it correct to expect all AMD k7/8 machines to have 16 as cache line
> size - I thought 64 was more appropriate?

iirc the pci cache line register takes a value shifted left by 2 bits.

And yes all K7/K8 machines have 64byte cache lines.

> On my Athlon64 laptop, all PCI devices end up having 0 latency. 

That has nothing to do with the cache line size.

> 
> > x86-64 doesn't have an arch override for pci_cache_line_size
> 
> I am trying to fix it up - What's the right way to override it in x86_64
> code?  Just initialize it to 64 may be?

I don't think there is anything to fix.

-Andi