From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751623Ab0LLIl7 (ORCPT ); Sun, 12 Dec 2010 03:41:59 -0500 Received: from caramon.arm.linux.org.uk ([78.32.30.218]:44774 "EHLO caramon.arm.linux.org.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751409Ab0LLIl5 (ORCPT ); Sun, 12 Dec 2010 03:41:57 -0500 Date: Sun, 12 Dec 2010 08:41:36 +0000 From: Russell King - ARM Linux To: Chris Ball Cc: Will Newton , Matt Fleming , linux-mmc@vger.kernel.org, Linux Kernel list , linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH] dw_mmc: Add Synopsys DesignWare mmc host driver. Message-ID: <20101212084135.GC8665@n2100.arm.linux.org.uk> References: <20101208115510.GD10998@console-pimps.org> <20101209064751.GA21128@void.printf.net> <20101209160157.GA28586@void.printf.net> <20101211192320.GA24430@void.printf.net> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20101211192320.GA24430@void.printf.net> User-Agent: Mutt/1.5.19 (2009-01-05) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, Dec 11, 2010 at 07:23:20PM +0000, Chris Ball wrote: > Hi Will, > > On Thu, Dec 09, 2010 at 05:24:26PM +0000, Will Newton wrote: > > This adds the mmc host driver for the Synopsys DesignWare mmc > > host controller, found in a number of embedded SoC designs. > > > > Signed-off-by: Will Newton > > Reviewed-by: Matt Fleming > > Running a test build on ARM fails: > > drivers/mmc/host/dw_mmc.c: In function ‘dw_mci_push_data64’: > drivers/mmc/host/dw_mmc.c:985: error: implicit declaration of function ‘__raw_writeq’ > drivers/mmc/host/dw_mmc.c: In function ‘dw_mci_pull_data64’: > drivers/mmc/host/dw_mmc.c:998: error: implicit declaration of function ‘__raw_readq’ > > because arch/arm doesn't implement raw versions of these 64-bit accesses. > I'm surprised that this driver hasn't been compiled on ARM before! What > kind of arch are you testing on? Do you have any ARM hardware (lpc313x?) > to verify the driver on? What's the semantics of a 64-bit IO access? Does the low 32-bit get written before the high 32-bit, or is it the other way around? Does it depend on the endian-ness? What if some hardware needs the low 32-bit first and other needs the high 32-bit first? I don't think it's reasonable to expect 32-bit hardware to perform 64-bit IO accesses.