From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751296Ab2LSWwI (ORCPT ); Wed, 19 Dec 2012 17:52:08 -0500 Received: from mail.skyhub.de ([78.46.96.112]:57388 "EHLO mail.skyhub.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750907Ab2LSWv7 (ORCPT ); Wed, 19 Dec 2012 17:51:59 -0500 Date: Wed, 19 Dec 2012 23:51:55 +0100 From: Borislav Petkov To: "H. Peter Anvin" Cc: Jacob Shin , Yinghai Lu , "H. Peter Anvin" , "Yu, Fenghua" , "mingo@kernel.org" , "linux-kernel@vger.kernel.org" , "tglx@linutronix.de" , "linux-tip-commits@vger.kernel.org" , Konrad Rzeszutek Wilk , Stefano Stabellini Subject: Re: [tip:x86/microcode] x86/microcode_intel_early.c: Early update ucode on Intel's CPU Message-ID: <20121219225155.GK24895@liondog.tnic> Mail-Followup-To: Borislav Petkov , "H. Peter Anvin" , Jacob Shin , Yinghai Lu , "H. Peter Anvin" , "Yu, Fenghua" , "mingo@kernel.org" , "linux-kernel@vger.kernel.org" , "tglx@linutronix.de" , "linux-tip-commits@vger.kernel.org" , Konrad Rzeszutek Wilk , Stefano Stabellini References: <50CCCFD0.7030704@linux.intel.com> <50CCEE49.3080801@zytor.com> <50CCF6F6.4020107@zytor.com> <50CD04F1.8020902@zytor.com> <0dcbce7a-d2ae-44fa-9658-81590f71ec47@email.android.com> <20121219220504.GA32212@jshin-Toonie> <50D23EE8.7030904@zytor.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <50D23EE8.7030904@zytor.com> User-Agent: Mutt/1.5.21 (2010-09-15) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Dec 19, 2012 at 02:25:44PM -0800, H. Peter Anvin wrote: > The real question is what we can do to mitigate the damage. Let's try the first thing that comes to mind: waste a variable MTRR on it: [ 0.000000] MTRR variable ranges enabled: [ 0.000000] 0 base 000000000000 mask FFFF80000000 write-back [ 0.000000] 1 base 000080000000 mask FFFFC0000000 write-back [ 0.000000] 2 base 0000C0000000 mask FFFFF0000000 write-back [ 0.000000] 3 base 000100000000 mask FFFF00000000 write-back [ 0.000000] 4 base 000200000000 mask FFFFE0000000 write-back [ 0.000000] 5 base 000220000000 mask FFFFF0000000 write-back [ 0.000000] 6 disabled [ 0.000000] 7 disabled one of those last two. This is a small box though so I'm guessing on 1T boxes those last two won't be disabled. Jacob? -- Regards/Gruss, Boris. Sent from a fat crate under my desk. Formatting is fine. --