From: Peter Zijlstra <peterz@infradead.org>
To: Stephane Eranian <eranian@google.com>
Cc: linux-kernel@vger.kernel.org, mingo@elte.hu, ak@linux.intel.com
Subject: Re: [PATCH v2 0/4] perf/x86: simplify PEBS event constraint management
Date: Mon, 11 Aug 2014 21:56:59 +0200 [thread overview]
Message-ID: <20140811195659.GG3935@laptop> (raw)
In-Reply-To: <1407785233-32193-1-git-send-email-eranian@google.com>
On Mon, Aug 11, 2014 at 09:27:09PM +0200, Stephane Eranian wrote:
> This patchkit revamps the PEBS tables on most Intel CPUs, both simplifying
> and fixing a couple of problems on Haswell processors:
> - All PEBS event supported
> - data address and data source is now reported correctly for all events
>
> We simplify the tables by using the fact that non-PEBS event when used
> in PEBS mode do not generate any PEBS records , thus they are safe to use.
> This helps simplify the PEBS event constraints because they do not need
> to list all suported PEBS events anymore. They only need to list
> the special PEBS events, such as precise store and load latency.
> This avoid some issues where the kernel is missing some PEBS events.
>
> In V2, we cleanup some more the precise_datala() for store events.
Ah, I just queued your v1, time to swap patches around I suppose :-)
next prev parent reply other threads:[~2014-08-11 19:57 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-08-11 19:27 Stephane Eranian
2014-08-11 19:27 ` [PATCH v2 1/4] perf/x86: Revamp PEBS event selection Stephane Eranian
2014-08-13 8:24 ` [tip:perf/core] " tip-bot for Andi Kleen
2014-08-11 19:27 ` [PATCH v2 2/4] perf/x86: Don't mark DataLA addresses as store Stephane Eranian
2014-08-13 8:24 ` [tip:perf/core] " tip-bot for Andi Kleen
2014-08-11 19:27 ` [PATCH v2 3/4] perf/x86: fix data source encoding issues for load latency/precise store Stephane Eranian
2014-08-13 8:24 ` [tip:perf/core] perf/x86: Fix " tip-bot for Stephane Eranian
2014-08-11 19:27 ` [PATCH v2 4/4] perf/x86: code cleanups for __intel_pmu_pebs_event() Stephane Eranian
2014-08-13 8:25 ` [tip:perf/core] perf/x86: Clean up __intel_pmu_pebs_event() code tip-bot for Stephane Eranian
2014-08-11 19:56 ` Peter Zijlstra [this message]
2014-08-11 19:58 ` [PATCH v2 0/4] perf/x86: simplify PEBS event constraint management Stephane Eranian
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20140811195659.GG3935@laptop \
--to=peterz@infradead.org \
--cc=ak@linux.intel.com \
--cc=eranian@google.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@elte.hu \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
Powered by JetHome