Re: [PATCH] x86, cpufeature: add feature bit for SDBG

[Borislav Petkov <bp@alien8.de>]

On Sun, Jul 19, 2015 at 08:26:43PM +0200, Mathias Krause wrote:
> Add a CPUID feature bit for the SDBG (Silicon Debug) CPU feature found
> on recent Intel systems starting with Haswell.
> 
> Using the IA32_DEBUG_INTERFACE MSR (index C80H) one can at least detect
> if SDBG has been enabled by the firmware and if it has been used or not.
> 
> Signed-off-by: Mathias Krause <minipli@googlemail.com>
> Cc: Borislav Petkov <bp@alien8.de>
> Cc: H. Peter Anvin <hpa@zytor.com>
> Cc: Ingo Molnar <mingo@redhat.com>
> Cc: Thomas Gleixner <tglx@linutronix.de>
> ---
>  arch/x86/include/asm/cpufeature.h |    1 +
>  1 file changed, 1 insertion(+)
> 
> diff --git a/arch/x86/include/asm/cpufeature.h b/arch/x86/include/asm/cpufeature.h
> index 3d6606fb97d0..4b11974b4ea7 100644
> --- a/arch/x86/include/asm/cpufeature.h
> +++ b/arch/x86/include/asm/cpufeature.h
> @@ -119,6 +119,7 @@
>  #define X86_FEATURE_TM2		( 4*32+ 8) /* Thermal Monitor 2 */
>  #define X86_FEATURE_SSSE3	( 4*32+ 9) /* Supplemental SSE-3 */
>  #define X86_FEATURE_CID		( 4*32+10) /* Context ID */
> +#define X86_FEATURE_SDBG	( 4*32+11) /* Silicon Debug */
>  #define X86_FEATURE_FMA		( 4*32+12) /* Fused multiply-add */
>  #define X86_FEATURE_CX16	( 4*32+13) /* CMPXCHG16B */
>  #define X86_FEATURE_XTPR	( 4*32+14) /* Send Task Priority Messages */

Acked-by: Borislav Petkov <bp@suse.de>

-- 
Regards/Gruss,
    Boris.

ECO tip #101: Trim your mails when you reply.
--