From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755330AbbLKP7R (ORCPT ); Fri, 11 Dec 2015 10:59:17 -0500 Received: from mail.skyhub.de ([78.46.96.112]:32910 "EHLO mail.skyhub.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751404AbbLKP7Q (ORCPT ); Fri, 11 Dec 2015 10:59:16 -0500 Date: Fri, 11 Dec 2015 16:59:13 +0100 From: Borislav Petkov To: Hubert Chrzaniuk Cc: lukasz.anaczkowski@intel.com, mchehab@osg.samsung.com, dougthompson@xmission.com, linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] sb_edac: Setting fixed DIMM width for Xeon Knights Landing platform. Message-ID: <20151211155913.GB4815@pd.tnic> References: <1449840082-18673-1-git-send-email-hubert.chrzaniuk@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <1449840082-18673-1-git-send-email-hubert.chrzaniuk@intel.com> User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Dec 11, 2015 at 02:21:22PM +0100, Hubert Chrzaniuk wrote: > Knights Landing does not come with register that could be used > to fetch DIMM width. However the value is fixed for this architecture > so it can be hardcoded. > > Fixes: d0cdf900314 (sb_edac: Add Knights Landing (Xeon Phi gen 2) support) > Signed-off-by: Hubert Chrzaniuk > --- > drivers/edac/sb_edac.c | 8 +++++++- > 1 file changed, 7 insertions(+), 1 deletion(-) Applied, thanks. -- Regards/Gruss, Boris. ECO tip #101: Trim your mails when you reply.