From: kbuild test robot <lkp@intel.com>
To: Noam Camus <noamca@mellanox.com>
Cc: kbuild-all@01.org, daniel.lezcano@linaro.org,
marc.zyngier@arm.com, jason@lakedaemon.net,
linux-kernel@vger.kernel.org, linux-snps-arc@lists.infradead.org,
Noam Camus <noamc@ezchip.com>,
Thomas Gleixner <tglx@linutronix.de>
Subject: Re: [PATCH v7 3/3] irqchip: add nps Internal and external irqchips
Date: Sat, 2 Apr 2016 14:43:33 +0800 [thread overview]
Message-ID: <201604021438.HeC3CfXe%fengguang.wu@intel.com> (raw)
In-Reply-To: <1459542085-3065-4-git-send-email-noamca@mellanox.com>
[-- Attachment #1: Type: text/plain, Size: 3349 bytes --]
Hi Noam,
[auto build test WARNING on tip/irq/core]
[also build test WARNING on v4.6-rc1 next-20160401]
[if your patch is applied to the wrong git tree, please drop us a note to help improving the system]
url: https://github.com/0day-ci/linux/commits/Noam-Camus/Adding-NPS400-drivers/20160402-044058
config: parisc-allyesconfig (attached as .config)
reproduce:
wget https://git.kernel.org/cgit/linux/kernel/git/wfg/lkp-tests.git/plain/sbin/make.cross -O ~/bin/make.cross
chmod +x ~/bin/make.cross
# save the attached .config to linux build tree
make.cross ARCH=parisc
All warnings (new ones prefixed by >>):
In file included from drivers/irqchip/irq-eznps.c:39:0:
>> include/soc/nps/common.h:37:0: warning: "IPI_IRQ" redefined
#define IPI_IRQ 5
^
In file included from include/linux/irq.h:26:0,
from arch/parisc/include/asm/hardirq.h:12,
from include/linux/hardirq.h:8,
from include/linux/interrupt.h:12,
from drivers/irqchip/irq-eznps.c:33:
arch/parisc/include/asm/irq.h:24:0: note: this is the location of the previous definition
#define IPI_IRQ (CPU_IRQ_BASE + 1)
^
vim +/IPI_IRQ +37 include/soc/nps/common.h
4ff0d081 Noam Camus 2016-04-01 21 * provided with the distribution.
4ff0d081 Noam Camus 2016-04-01 22 *
4ff0d081 Noam Camus 2016-04-01 23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
4ff0d081 Noam Camus 2016-04-01 24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
4ff0d081 Noam Camus 2016-04-01 25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
4ff0d081 Noam Camus 2016-04-01 26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
4ff0d081 Noam Camus 2016-04-01 27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
4ff0d081 Noam Camus 2016-04-01 28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
4ff0d081 Noam Camus 2016-04-01 29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
4ff0d081 Noam Camus 2016-04-01 30 * SOFTWARE.
4ff0d081 Noam Camus 2016-04-01 31 */
4ff0d081 Noam Camus 2016-04-01 32
4ff0d081 Noam Camus 2016-04-01 33 #ifndef SOC_NPS_COMMON_H
4ff0d081 Noam Camus 2016-04-01 34 #define SOC_NPS_COMMON_H
4ff0d081 Noam Camus 2016-04-01 35
4ff0d081 Noam Camus 2016-04-01 36 #ifdef CONFIG_SMP
4ff0d081 Noam Camus 2016-04-01 @37 #define IPI_IRQ 5
4ff0d081 Noam Camus 2016-04-01 38 #endif
4ff0d081 Noam Camus 2016-04-01 39
4ff0d081 Noam Camus 2016-04-01 40 #define NPS_HOST_REG_BASE 0xF6000000
4ff0d081 Noam Camus 2016-04-01 41
4ff0d081 Noam Camus 2016-04-01 42 #define NPS_MSU_BLKID 0x018
4ff0d081 Noam Camus 2016-04-01 43
4ff0d081 Noam Camus 2016-04-01 44 #define CTOP_INST_RSPI_GIC_0_R12 0x3C56117E
4ff0d081 Noam Camus 2016-04-01 45 #define CTOP_INST_MOV2B_FLIP_R3_B1_B2_INST 0x5B60
:::::: The code at line 37 was first introduced by commit
:::::: 4ff0d0814a05fc7aa0841df0a58bde13f7254c01 soc: Support for EZchip SoC
:::::: TO: Noam Camus <noamc@ezchip.com>
:::::: CC: 0day robot <fengguang.wu@intel.com>
---
0-DAY kernel test infrastructure Open Source Technology Center
https://lists.01.org/pipermail/kbuild-all Intel Corporation
[-- Attachment #2: .config.gz --]
[-- Type: application/octet-stream, Size: 43728 bytes --]
prev parent reply other threads:[~2016-04-02 6:44 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-04-01 20:21 [PATCH v7 0/3] Adding NPS400 drivers Noam Camus
2016-04-01 20:21 ` [PATCH v7 1/3] soc: Support for EZchip SoC Noam Camus
2016-04-01 20:21 ` [PATCH v7 2/3] clocksource: Add NPS400 timers driver Noam Camus
2016-04-01 20:21 ` [PATCH v7 3/3] irqchip: add nps Internal and external irqchips Noam Camus
2016-04-02 6:43 ` kbuild test robot [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=201604021438.HeC3CfXe%fengguang.wu@intel.com \
--to=lkp@intel.com \
--cc=daniel.lezcano@linaro.org \
--cc=jason@lakedaemon.net \
--cc=kbuild-all@01.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-snps-arc@lists.infradead.org \
--cc=marc.zyngier@arm.com \
--cc=noamc@ezchip.com \
--cc=noamca@mellanox.com \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®