From: Marc Zyngier <marc.zyngier@arm.com>
To: Thomas Gleixner <tglx@linutronix.de>
Cc: Ard Biesheuvel <ard.biesheuvel@linaro.org>,
Doug Berger <opendmb@gmail.com>,
Florian Fainelli <f.fainelli@gmail.com>,
Geert Uytterhoeven <geert+renesas@glider.be>,
Masahiro Yamada <yamada.masahiro@socionext.com>,
Rob Herring <robh@kernel.org>,
Shanker Donthineni <shankerd@codeaurora.org>,
Simon Horman <horms+renesas@verge.net.au>,
Jason Cooper <jason@lakedaemon.net>,
linux-kernel@vger.kernel.org
Subject: [GIT PULL] irqchip/irqdomain updates for 4.15
Date: Thu, 19 Oct 2017 12:15:40 +0100 [thread overview]
Message-ID: <20171019111540.13120-1-marc.zyngier@arm.com> (raw)
Hi Thomas,
Here's the current crop of irqchip updates for 4.15: one new driver
(Meson), another one updated to support a new SoC (BCM7271), a bunch
of feature updates and errata workarounds (GICv3/4), as well as
various cleanups.
Please pull.
M.
The following changes since commit c94fb639d5462027004ed8f5f71288955688a4ae:
irqchip: Add Kconfig menu (2017-10-16 21:05:15 +0200)
are available in the git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms.git tags/irqchip-4.15
for you to fetch changes up to 7bdeb7f52b1b193bb50fc6d01c6110ba50bafb5b:
irqchip/aspeed-i2c-ic: Fix return value check in aspeed_i2c_ic_of_init() (2017-10-19 11:22:43 +0100)
----------------------------------------------------------------
irqchip updates for 4.15
- GICv4 updates (improved performance, errata workarounds)
- Workaround for Socionext's pre-ITS erratum
- Meson GPIO interrupt controller
- BCM7271 L2 interrupt controller
- GICv3 range selector support
- various cleanups
----------------------------------------------------------------
Ard Biesheuvel (3):
irqchip/gic-v3: Probe device ID space before quirks handling
irqchip/gic: Make quirks matching conditional on init return value
irqchip/gic-v3: Add workaround for Synquacer pre-ITS
Doug Berger (3):
irqchip/brcmstb-l2: Remove some processing from the handler
irqchip/brcmstb-l2: Abstract register accesses
irqchip/brcmstb-l2: Add support for the BCM7271 L2 controller
Geert Uytterhoeven (2):
dt-bindings: irqchip: renesas-irqc: Document R-Car M3-W, V3M, D3 support
irqchip/renesas-intc-irqpin: Use of_device_get_match_data() helper
Jerome Brunet (2):
dt-bindings: interrupt-controller: Add DT binding for meson GPIO interrupt controller
irqchip/meson: Add support for gpio interrupt controller
Marc Zyngier (10):
irqchip/gic-v3-its: Add post-mortem info on command timeout
irqchip/gic-v3-its: Pass its_node pointer to each command builder
irqchip/gic-v3-its: Workaround HiSilicon Hip07 redistributor addressing
irqchip/gic-v3-its: Track per-ITS list number
irqchip/gic-v3-its: Make GICv4_ITS_LIST_MAX globally available
irqchip/gic-v3-its: Make its_send_vinvall operate on a single ITS
irqchip/gic-v3-its: Make its_send_vmapp operate on a single ITS
irqchip/gic-v3-its: Limit scope of VPE mapping to be per ITS
irqchip/gic-v3-its: Only send VINVALL to a single ITS
irqchip/gic-v3-its: Update effective affinity on VPE mapping
Masahiro Yamada (2):
irqdomain: Move revmap_trees_mutex to struct irq_domain
irqdomain: Add __rcu annotations to radix tree slot
Shanker Donthineni (1):
irqchip/gic-v3: Add support for Range Selector (RS) feature
Wei Yongjun (1):
irqchip/aspeed-i2c-ic: Fix return value check in aspeed_i2c_ic_of_init()
Documentation/arm64/silicon-errata.txt | 1 +
.../amlogic,meson-gpio-intc.txt | 35 ++
.../bindings/interrupt-controller/arm,gic-v3.txt | 4 +
.../bindings/interrupt-controller/brcm,l2-intc.txt | 3 +-
.../bindings/interrupt-controller/renesas,irqc.txt | 3 +
arch/arm/include/asm/arch_gicv3.h | 5 +
arch/arm64/Kconfig | 19 +
arch/arm64/include/asm/arch_gicv3.h | 5 +
drivers/irqchip/Kconfig | 8 +
drivers/irqchip/Makefile | 1 +
drivers/irqchip/irq-aspeed-i2c-ic.c | 4 +-
drivers/irqchip/irq-brcmstb-l2.c | 171 ++++++---
drivers/irqchip/irq-gic-common.c | 5 +-
drivers/irqchip/irq-gic-common.h | 2 +-
drivers/irqchip/irq-gic-v3-its.c | 362 ++++++++++++++----
drivers/irqchip/irq-gic-v3.c | 50 ++-
drivers/irqchip/irq-meson-gpio.c | 414 +++++++++++++++++++++
drivers/irqchip/irq-renesas-intc-irqpin.c | 9 +-
include/linux/irqchip/arm-gic-v3.h | 4 +
include/linux/irqchip/arm-gic-v4.h | 7 +
include/linux/irqdomain.h | 2 +
kernel/irq/irqdomain.c | 18 +-
22 files changed, 981 insertions(+), 151 deletions(-)
create mode 100644 Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt
create mode 100644 drivers/irqchip/irq-meson-gpio.c
next reply other threads:[~2017-10-19 11:15 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-10-19 11:15 Marc Zyngier [this message]
2017-10-19 11:24 ` Masahiro Yamada
2017-10-19 12:31 ` Thomas Gleixner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171019111540.13120-1-marc.zyngier@arm.com \
--to=marc.zyngier@arm.com \
--cc=ard.biesheuvel@linaro.org \
--cc=f.fainelli@gmail.com \
--cc=geert+renesas@glider.be \
--cc=horms+renesas@verge.net.au \
--cc=jason@lakedaemon.net \
--cc=linux-kernel@vger.kernel.org \
--cc=opendmb@gmail.com \
--cc=robh@kernel.org \
--cc=shankerd@codeaurora.org \
--cc=tglx@linutronix.de \
--cc=yamada.masahiro@socionext.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®