From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758328AbdKPJCl (ORCPT ); Thu, 16 Nov 2017 04:02:41 -0500 Received: from mail-sh2.amlogic.com ([58.32.228.45]:54313 "EHLO mail-sh2.amlogic.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933357AbdKPJB5 (ORCPT ); Thu, 16 Nov 2017 04:01:57 -0500 From: Yixun Lan To: Kevin Hilman , CC: Neil Armstrong , Jerome Brunet , Rob Herring , Mark Rutland , Martin Blumenstingl , Carlo Caione , Yixun Lan , Xingyu Chen , , , Subject: [PATCH v5 2/2] ARM: dts: meson: drop "sana" clock from SAR ADC Date: Thu, 16 Nov 2017 17:01:15 +0800 Message-ID: <20171116090115.29915-3-yixun.lan@amlogic.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20171116090115.29915-1-yixun.lan@amlogic.com> References: <20171116090115.29915-1-yixun.lan@amlogic.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.18.20.164] Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Xingyu Chen The SAR ADC modules doesn't require The "sana" clock. Acked-by: Martin Blumenstingl Signed-off-by: Xingyu Chen Signed-off-by: Yixun Lan --- arch/arm/boot/dts/meson8.dtsi | 5 ++--- arch/arm/boot/dts/meson8b.dtsi | 5 ++--- 2 files changed, 4 insertions(+), 6 deletions(-) diff --git a/arch/arm/boot/dts/meson8.dtsi b/arch/arm/boot/dts/meson8.dtsi index b98d44fde6b6..f93d6cf6e094 100644 --- a/arch/arm/boot/dts/meson8.dtsi +++ b/arch/arm/boot/dts/meson8.dtsi @@ -289,9 +289,8 @@ &saradc { compatible = "amlogic,meson8-saradc", "amlogic,meson-saradc"; clocks = <&clkc CLKID_XTAL>, - <&clkc CLKID_SAR_ADC>, - <&clkc CLKID_SANA>; - clock-names = "clkin", "core", "sana"; + <&clkc CLKID_SAR_ADC>; + clock-names = "clkin", "core"; }; &spifc { diff --git a/arch/arm/boot/dts/meson8b.dtsi b/arch/arm/boot/dts/meson8b.dtsi index bc278da7df0d..4aa444284f0c 100644 --- a/arch/arm/boot/dts/meson8b.dtsi +++ b/arch/arm/boot/dts/meson8b.dtsi @@ -185,9 +185,8 @@ &saradc { compatible = "amlogic,meson8b-saradc", "amlogic,meson-saradc"; clocks = <&clkc CLKID_XTAL>, - <&clkc CLKID_SAR_ADC>, - <&clkc CLKID_SANA>; - clock-names = "clkin", "core", "sana"; + <&clkc CLKID_SAR_ADC>; + clock-names = "clkin", "core"; }; &uart_AO { -- 2.14.1