From mboxrd@z Thu Jan 1 00:00:00 1970 Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753462AbeAQODa (ORCPT + 1 other); Wed, 17 Jan 2018 09:03:30 -0500 Received: from 8bytes.org ([81.169.241.247]:40248 "EHLO theia.8bytes.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753033AbeAQOD1 (ORCPT ); Wed, 17 Jan 2018 09:03:27 -0500 Date: Wed, 17 Jan 2018 15:03:24 +0100 From: Joerg Roedel To: Sohil Mehta Cc: Alex Williamson , David Woodhouse , Ashok Raj , iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org, Jacob Pan , Gayatri Kammela , Ravi V Shankar , Andy Shevchenko , Lu Baolu , Fenghua Yu , Kirill Shutemov , Dave Hansen Subject: Re: [PATCH 0/4] Add support for Intel IOMMU 5-level paging Message-ID: <20180117140324.6wkbi2bbt6xug53d@8bytes.org> References: <1513799967-22454-1-git-send-email-sohil.mehta@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1513799967-22454-1-git-send-email-sohil.mehta@intel.com> User-Agent: NeoMutt/20170421 (1.8.2) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Return-Path: On Wed, Dec 20, 2017 at 11:59:23AM -0800, Sohil Mehta wrote: > Sohil Mehta (4): > iommu/vt-d: Enable upto 57 bits of domain address width > iommu/vt-d: Add a check for 1GB page support > iommu/vt-d: Add a check for 5-level paging support > iommu/vt-d: Enable 5-level paging mode in the PASID entry > > drivers/iommu/intel-iommu.c | 2 +- > drivers/iommu/intel-svm.c | 23 +++++++++++++++++++++-- > include/linux/intel-iommu.h | 2 ++ > 3 files changed, 24 insertions(+), 3 deletions(-) Applied, thanks.