From: Peter Zijlstra <peterz@infradead.org>
To: Will Deacon <will.deacon@arm.com>
Cc: linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, mingo@kernel.org
Subject: Re: [RFC PATCH 3/5] asm-generic/bitops/atomic.h: Rewrite using atomic_fetch_*
Date: Thu, 15 Feb 2018 18:08:47 +0100 [thread overview]
Message-ID: <20180215170847.GD25181@hirez.programming.kicks-ass.net> (raw)
In-Reply-To: <1518708575-12284-4-git-send-email-will.deacon@arm.com>
On Thu, Feb 15, 2018 at 03:29:33PM +0000, Will Deacon wrote:
> +static inline void set_bit(unsigned int nr, volatile unsigned long *p)
> +{
> + p += BIT_WORD(nr);
> + atomic_long_fetch_or_relaxed(BIT_MASK(nr), (atomic_long_t *)p);
> +}
>
> +static inline void clear_bit(unsigned int nr, volatile unsigned long *p)
> +{
> + p += BIT_WORD(nr);
> + atomic_long_fetch_andnot_relaxed(BIT_MASK(nr), (atomic_long_t *)p);
> +}
>
> +static inline void change_bit(unsigned int nr, volatile unsigned long *p)
> +{
> + p += BIT_WORD(nr);
> + atomic_long_fetch_xor_relaxed(BIT_MASK(nr), (atomic_long_t *)p);
> +}
>
> +static inline int test_and_set_bit(unsigned int nr, volatile unsigned long *p)
> {
> + long old;
> unsigned long mask = BIT_MASK(nr);
>
> + p += BIT_WORD(nr);
> + if (READ_ONCE(*p) & mask)
> + return 1;
> +
> + old = atomic_long_fetch_or(mask, (atomic_long_t *)p);
> + return !!(old & mask);
> }
>
> +static inline int test_and_clear_bit(unsigned int nr, volatile unsigned long *p)
> {
> + long old;
> unsigned long mask = BIT_MASK(nr);
>
> + p += BIT_WORD(nr);
> + if (!(READ_ONCE(*p) & mask))
> + return 0;
> +
> + old = atomic_long_fetch_andnot(mask, (atomic_long_t *)p);
> + return !!(old & mask);
> }
>
> +static inline int test_and_change_bit(unsigned int nr, volatile unsigned long *p)
> {
> + long old;
> unsigned long mask = BIT_MASK(nr);
>
> + p += BIT_WORD(nr);
> + old = atomic_long_fetch_xor(mask, (atomic_long_t *)p);
> + return !!(old & mask);
> }
>
> +static inline int test_and_set_bit_lock(unsigned int nr,
> + volatile unsigned long *p)
> {
> + long old;
> unsigned long mask = BIT_MASK(nr);
>
> + p += BIT_WORD(nr);
> + if (READ_ONCE(*p) & mask)
> + return 1;
>
> + old = atomic_long_fetch_or_acquire(mask, (atomic_long_t *)p);
> + return !!(old & mask);
> }
>
> +static inline void clear_bit_unlock(unsigned int nr, volatile unsigned long *p)
> {
> + p += BIT_WORD(nr);
> + atomic_long_fetch_andnot_release(BIT_MASK(nr), (atomic_long_t *)p);
> +}
>
> +static inline void __clear_bit_unlock(unsigned int nr,
> + volatile unsigned long *p)
> +{
> + unsigned long old;
>
> + p += BIT_WORD(nr);
> + old = READ_ONCE(*p);
> + old &= ~BIT_MASK(nr);
> + smp_store_release(p, old);
This should be atomic_set_release() I think, for the special case where
atomics are implemented with spinlocks, see the 'fun' case in
Documentation/atomic_t.txt.
> }
The only other comment is that I think it would be better if you use
atomic_t instead of atomic_long_t. It would just mean changing
BIT_WORD() and BIT_MASK().
The reason is that we generate a pretty sane set of atomic_t primitives
as long as the architecture supplies cmpxchg, but atomic64 defaults to
utter crap, even on 64bit platforms.
Otherwise this looks pretty neat.
next prev parent reply other threads:[~2018-02-15 17:08 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-02-15 15:29 [RFC PATCH 0/5] Rewrite asm-generic/bitops/atomic.h and use on arm64 Will Deacon
2018-02-15 15:29 ` [RFC PATCH 1/5] arm64: fpsimd: include <linux/init.h> in fpsimd.h Will Deacon
2018-02-15 15:29 ` [RFC PATCH 2/5] asm-generic: Avoid including linux/kernel.h in asm-generic/bug.h Will Deacon
2018-02-15 15:29 ` [RFC PATCH 3/5] asm-generic/bitops/atomic.h: Rewrite using atomic_fetch_* Will Deacon
2018-02-15 17:08 ` Peter Zijlstra [this message]
2018-02-15 18:20 ` Will Deacon
2018-02-16 10:21 ` Peter Zijlstra
2018-02-19 14:01 ` Will Deacon
2018-02-19 14:04 ` Peter Zijlstra
2018-02-16 10:35 ` Peter Zijlstra
2018-02-16 14:18 ` Peter Zijlstra
2018-02-19 14:01 ` Will Deacon
2018-02-19 14:05 ` Peter Zijlstra
2018-02-15 15:29 ` [RFC PATCH 4/5] arm64: Replace our atomic bitops implementation with asm-generic Will Deacon
2018-02-15 15:29 ` [RFC PATCH 5/5] arm64: bitops: Include <asm-generic/bitops/ext2-atomic-setbit.h> Will Deacon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180215170847.GD25181@hirez.programming.kicks-ass.net \
--to=peterz@infradead.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@kernel.org \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
Powered by JetHome