From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.6 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id BDC70C43144 for ; Thu, 28 Jun 2018 19:18:42 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 6D04B21EF3 for ; Thu, 28 Jun 2018 19:18:42 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="GxAMWrRS" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 6D04B21EF3 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965032AbeF1TSj (ORCPT ); Thu, 28 Jun 2018 15:18:39 -0400 Received: from mail-wr0-f195.google.com ([209.85.128.195]:39248 "EHLO mail-wr0-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S964785AbeF1TSc (ORCPT ); Thu, 28 Jun 2018 15:18:32 -0400 Received: by mail-wr0-f195.google.com with SMTP id b8-v6so6569152wro.6; Thu, 28 Jun 2018 12:18:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=1WfMe6rJyKNWZQgDic7KkIhG5WPYqn758tbtAdocyGQ=; b=GxAMWrRStq7wjkPj+h+asRgYdsNW0OWMTdF8Te15VrRVeHDYC3A1MJSlu85JghKmAB f4hOzEj8JQ3BXH2ZRBzEAf43kfeRXNflaWHxS0i2AfELlsuesm89EYR6W8xSSube8C7J M4ti2OW+8FSEHepx0M1i7DcExtPq4e2IfbkbgN/P8LwZIA6+cXQDaY7csLH5DqWrwfJB UNENX5ZPx2H/TFWcgYPfhYW66QQrg728xjRB+ec/stjd3RbRMcd+z6PEutx/VsBU77cO lOHzA8LEgnQ5E0/OLkSHV72Duh7SSiZb9sj5eme7eqnrFh+fAI9aU0wBbLKl55u54IxO koQA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=1WfMe6rJyKNWZQgDic7KkIhG5WPYqn758tbtAdocyGQ=; b=PJv7jviyAqDrDWLQaaTBjL6Ocjiv0cIx+2Kb8M8Hblz4aDJV6qlsORdJ9CuwVP9LpP 5sP9QJ5GO8T4EqQPPesouBPxziMZl6+C/NB30TzRhbtZwgB+/UjgKqMbWJk/QAvI+gUq qZQI1L1W6jOI3r/+wtwixV7vuG1/mwvg5IdJ8Yany03glwZvFeDxhZuRiBJKp1GG89Zu 1ft+NC90ZwI3sC+clhL5fIXlY0nFBD9NvPxR8zkjAg2uKAQ7TQDhPcCcnH3gz1PXQb6Z 3hXEAuv8YcEL3HJOu5vHHuXg43EoJcnsZB4jCtQrijdy5eYUNYA4h/y0rDqTl5kso2He LqBw== X-Gm-Message-State: APt69E19ko9kHUy3oJ1wytk8CZmDBzdqzivRxbGAxXMj+y4yESYIFhDN nGxtKcGm1AS3SsgHRYgaDBs= X-Google-Smtp-Source: AAOMgpd6dBaLJe0+hYeh7NLIl2tCfDt/ph+v9UmYB+daRvPhCWlCBlcxPJ/mTtvh9S1+I6YMjRHXeg== X-Received: by 2002:adf:f90d:: with SMTP id b13-v6mr9566015wrr.38.1530213511043; Thu, 28 Jun 2018 12:18:31 -0700 (PDT) Received: from localhost.localdomain (p5B3F7CDF.dip0.t-ipconnect.de. [91.63.124.223]) by smtp.gmail.com with ESMTPSA id r123-v6sm12289559wmb.21.2018.06.28.12.18.28 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 28 Jun 2018 12:18:30 -0700 (PDT) From: Saravanan Sekar To: afaerber@suse.de, sboyd@kernel.org Cc: pn@denx.de, linux-arm-kernel@lists.infradead.org, mturquette@baylibre.com, manivannan.sadhasivam@linaro.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, catalin.marinas@arm.com, will.deacon@arm.com, devicetree@vger.kernel.org, Saravanan Sekar Subject: [PATCH v2 1/3] arm64: dts: actions: Enable clock controller for S700 Date: Thu, 28 Jun 2018 21:18:03 +0200 Message-Id: <20180628191805.3722-2-sravanhome@gmail.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20180628191805.3722-1-sravanhome@gmail.com> References: <20180626192820.28237-3-sravanhome@gmail.com> <20180628191805.3722-1-sravanhome@gmail.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Added clock management controller for S700 Signed-off-by: Parthiban Nallathambi Signed-off-by: Saravanan Sekar --- .../boot/dts/actions/s700-cubieboard7.dts | 7 - arch/arm64/boot/dts/actions/s700.dtsi | 8 ++ include/dt-bindings/clock/actions,s700-cmu.h | 128 ++++++++++++++++++ 3 files changed, 136 insertions(+), 7 deletions(-) create mode 100644 include/dt-bindings/clock/actions,s700-cmu.h diff --git a/arch/arm64/boot/dts/actions/s700-cubieboard7.dts b/arch/arm64/boot/dts/actions/s700-cubieboard7.dts index ef79d7905f44..28f3f4a0f7f0 100644 --- a/arch/arm64/boot/dts/actions/s700-cubieboard7.dts +++ b/arch/arm64/boot/dts/actions/s700-cubieboard7.dts @@ -28,12 +28,6 @@ device_type = "memory"; reg = <0x1 0xe0000000 0x0 0x0>; }; - - uart3_clk: uart3-clk { - compatible = "fixed-clock"; - clock-frequency = <921600>; - #clock-cells = <0>; - }; }; &timer { @@ -42,5 +36,4 @@ &uart3 { status = "okay"; - clocks = <&uart3_clk>; }; diff --git a/arch/arm64/boot/dts/actions/s700.dtsi b/arch/arm64/boot/dts/actions/s700.dtsi index 66dd5309f0a2..3530b705df90 100644 --- a/arch/arm64/boot/dts/actions/s700.dtsi +++ b/arch/arm64/boot/dts/actions/s700.dtsi @@ -4,6 +4,7 @@ */ #include +#include / { compatible = "actions,s700"; @@ -44,6 +45,12 @@ }; }; + clock: clock-controller@e0168000 { + compatible = "actions,s700-cmu"; + reg = <0 0xe0168000 0 0x1000>; + #clock-cells = <1>; + }; + reserved-memory { #address-cells = <2>; #size-cells = <2>; @@ -129,6 +136,7 @@ compatible = "actions,s900-uart", "actions,owl-uart"; reg = <0x0 0xe0126000 0x0 0x2000>; interrupts = ; + clocks = <&clock CLK_UART3>; status = "disabled"; }; diff --git a/include/dt-bindings/clock/actions,s700-cmu.h b/include/dt-bindings/clock/actions,s700-cmu.h new file mode 100644 index 000000000000..e5b4ea130953 --- /dev/null +++ b/include/dt-bindings/clock/actions,s700-cmu.h @@ -0,0 +1,128 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Actions S700 clock driver + * + * Copyright (c) 2014 Actions Semi Inc. + * Author: David Liu + * + * Author: Pathiban Nallathambi + * Author: Saravanan Sekar + */ + +#ifndef __DT_BINDINGS_CLOCK_S700_H +#define __DT_BINDINGS_CLOCK_S700_H + +#define CLK_NONE 0 + +/* fixed rate clocks */ +#define CLK_LOSC 1 +#define CLK_HOSC 2 + +/* pll clocks */ +#define CLK_CORE_PLL 3 +#define CLK_DEV_PLL 4 +#define CLK_DDR_PLL 5 +#define CLK_NAND_PLL 6 +#define CLK_DISPLAY_PLL 7 +#define CLK_TVOUT_PLL 8 +#define CLK_CVBS_PLL 9 +#define CLK_AUDIO_PLL 10 +#define CLK_ETHERNET_PLL 11 + + +/* system clock */ +#define CLK_SYS_BASE 12 +#define CLK_CPU CLK_SYS_BASE +#define CLK_DEV (CLK_SYS_BASE+1) +#define CLK_AHB (CLK_SYS_BASE+2) +#define CLK_APB (CLK_SYS_BASE+3) +#define CLK_DMAC (CLK_SYS_BASE+4) +#define CLK_NOC0_CLK_MUX (CLK_SYS_BASE+5) +#define CLK_NOC1_CLK_MUX (CLK_SYS_BASE+6) +#define CLK_HP_CLK_MUX (CLK_SYS_BASE+7) +#define CLK_HP_CLK_DIV (CLK_SYS_BASE+8) +#define CLK_NOC1_CLK_DIV (CLK_SYS_BASE+9) +#define CLK_NOC0 (CLK_SYS_BASE+10) +#define CLK_NOC1 (CLK_SYS_BASE+11) +#define CLK_SENOR_SRC (CLK_SYS_BASE+12) + +/* peripheral device clock */ +#define CLK_PERIP_BASE 25 +#define CLK_GPIO (CLK_PERIP_BASE) +#define CLK_TIMER (CLK_PERIP_BASE+1) +#define CLK_DSI (CLK_PERIP_BASE+2) +#define CLK_CSI (CLK_PERIP_BASE+3) +#define CLK_SI (CLK_PERIP_BASE+4) +#define CLK_DE (CLK_PERIP_BASE+5) +#define CLK_HDE (CLK_PERIP_BASE+6) +#define CLK_VDE (CLK_PERIP_BASE+7) +#define CLK_VCE (CLK_PERIP_BASE+8) +#define CLK_NAND (CLK_PERIP_BASE+9) +#define CLK_SD0 (CLK_PERIP_BASE+10) +#define CLK_SD1 (CLK_PERIP_BASE+11) +#define CLK_SD2 (CLK_PERIP_BASE+12) + +#define CLK_UART0 (CLK_PERIP_BASE+13) +#define CLK_UART1 (CLK_PERIP_BASE+14) +#define CLK_UART2 (CLK_PERIP_BASE+15) +#define CLK_UART3 (CLK_PERIP_BASE+16) +#define CLK_UART4 (CLK_PERIP_BASE+17) +#define CLK_UART5 (CLK_PERIP_BASE+18) +#define CLK_UART6 (CLK_PERIP_BASE+19) + +#define CLK_PWM0 (CLK_PERIP_BASE+20) +#define CLK_PWM1 (CLK_PERIP_BASE+21) +#define CLK_PWM2 (CLK_PERIP_BASE+22) +#define CLK_PWM3 (CLK_PERIP_BASE+23) +#define CLK_PWM4 (CLK_PERIP_BASE+24) +#define CLK_PWM5 (CLK_PERIP_BASE+25) +#define CLK_GPU3D (CLK_PERIP_BASE+26) + +#define CLK_I2C0 (CLK_PERIP_BASE+27) +#define CLK_I2C1 (CLK_PERIP_BASE+28) +#define CLK_I2C2 (CLK_PERIP_BASE+29) +#define CLK_I2C3 (CLK_PERIP_BASE+30) + + +#define CLK_SPI0 (CLK_PERIP_BASE+31) +#define CLK_SPI1 (CLK_PERIP_BASE+32) +#define CLK_SPI2 (CLK_PERIP_BASE+33) +#define CLK_SPI3 (CLK_PERIP_BASE+34) + +#define CLK_USB3_480MPLL0 (CLK_PERIP_BASE+35) +#define CLK_USB3_480MPHY0 (CLK_PERIP_BASE+36) +#define CLK_USB3_5GPHY (CLK_PERIP_BASE+37) +#define CLK_USB3_CCE (CLK_PERIP_BASE+48) +#define CLK_USB3_MAC (CLK_PERIP_BASE+49) + + +#define CLK_LCD (CLK_PERIP_BASE+50) +#define CLK_HDMI_AUDIO (CLK_PERIP_BASE+51) +#define CLK_I2SRX (CLK_PERIP_BASE+52) +#define CLK_I2STX (CLK_PERIP_BASE+53) + +#define CLK_SENSOR0 (CLK_PERIP_BASE+54) +#define CLK_SENSOR1 (CLK_PERIP_BASE+55) + +#define CLK_HDMI_DEV (CLK_PERIP_BASE+56) + +#define CLK_ETHERNET (CLK_PERIP_BASE+59) +#define CLK_RMII_REF (CLK_PERIP_BASE+60) + +#define CLK_USB2H0_PLLEN (CLK_PERIP_BASE+61) +#define CLK_USB2H0_PHY (CLK_PERIP_BASE+62) +#define CLK_USB2H0_CCE (CLK_PERIP_BASE+63) +#define CLK_USB2H1_PLLEN (CLK_PERIP_BASE+64) +#define CLK_USB2H1_PHY (CLK_PERIP_BASE+65) +#define CLK_USB2H1_CCE (CLK_PERIP_BASE+66) + + +#define CLK_TVOUT (CLK_PERIP_BASE+67) + +#define CLK_THERMAL_SENSOR (CLK_PERIP_BASE+68) + +#define CLK_IRC_SWITCH (CLK_PERIP_BASE+69) +#define CLK_PCM1 (CLK_PERIP_BASE+70) +#define CLK_NR_CLKS (CLK_PCM1) /* update on adding new clk */ + +#endif /* __DT_BINDINGS_CLOCK_S700_H */ -- 2.18.0