From: Sean Young <sean@mess.org>
To: Philipp Rossak <embed3d@gmail.com>
Cc: mchehab@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com,
wens@csie.org, linux@armlinux.org.uk, p.zabel@pengutronix.de,
andi.shyti@samsung.com, linux-media@vger.kernel.org,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com,
Maxime Ripard <maxime.ripard@bootlin.com>
Subject: Re: [RESEND PATCH v5 0/6] IR support for A83T
Date: Tue, 10 Jul 2018 09:36:37 +0100 [thread overview]
Message-ID: <20180710083637.6s36rfbi2old5uxo@gofer.mess.org> (raw)
In-Reply-To: <85ddc129-d0f8-6299-dca0-81f79f3d04a9@gmail.com>
On Fri, Mar 02, 2018 at 01:11:34PM +0100, Philipp Rossak wrote:
>
>
> On 13.02.2018 13:29, Philipp Rossak wrote:
> > This patch series adds support for the sunxi A83T ir module and enhances
> > the sunxi-ir driver. Right now the base clock frequency for the ir driver
> > is a hard coded define and is set to 8 MHz.
> > This works for the most common ir receivers. On the Sinovoip Bananapi M3
> > the ir receiver needs, a 3 MHz base clock frequency to work without
> > problems with this driver.
> >
> > This patch series adds support for an optinal property that makes it able
> > to override the default base clock frequency and enables the ir interface
> > on the a83t and the Bananapi M3.
> >
> > changes since v4:
> > * rename cir pin from cir_pins to r_cir_pin
> > * drop unit-adress from r_cir_pin
> > * add a83t compatible to the cir node
> > * move muxing options to dtsi
> > * rename cir label and reorder it in the bananpim3.dts file
> >
> > changes since v3:
> > * collecting all acks & reviewd by
> > * fixed typos
> >
> > changes since v2:
> > * reorder cir pin (alphabetical)
> > * fix typo in documentation
> >
> > changes since v1:
> > * fix typos, reword Documentation
> > * initialize 'b_clk_freq' to 'SUNXI_IR_BASE_CLK' & remove if statement
> > * change dev_info() to dev_dbg()
> > * change naming to cir* in dts/dtsi
> > * Added acked Ackedi-by to related patch
> > * use whole memory block instead of registers needed + fix for h3/h5
> >
> > changes since rfc:
> > * The property is now optinal. If the property is not available in
> > the dtb the driver uses the default base clock frequency.
> > * the driver prints out the the selected base clock frequency.
> > * changed devicetree property from base-clk-frequency to clock-frequency
> >
> > Regards,
> > Philipp
> >
> > Philipp Rossak (6):
> > media: rc: update sunxi-ir driver to get base clock frequency from
> > devicetree
> > media: dt: bindings: Update binding documentation for sunxi IR
> > controller
> > arm: dts: sun8i: a83t: Add the cir pin for the A83T
> > arm: dts: sun8i: a83t: Add support for the cir interface
> > arm: dts: sun8i: a83t: bananapi-m3: Enable IR controller
> > arm: dts: sun8i: h3-h5: ir register size should be the whole memory
> > block
> >
> > Documentation/devicetree/bindings/media/sunxi-ir.txt | 3 +++
> > arch/arm/boot/dts/sun8i-a83t-bananapi-m3.dts | 5 +++++
> > arch/arm/boot/dts/sun8i-a83t.dtsi | 18 ++++++++++++++++++
> > arch/arm/boot/dts/sunxi-h3-h5.dtsi | 2 +-
> > drivers/media/rc/sunxi-cir.c | 19 +++++++++++--------
> > 5 files changed, 38 insertions(+), 9 deletions(-)
> >
>
> I talked yesterday with Maxime about this patch series. And he told me if
> the first to patches got merged, he will apply the dts patches to the sunxi
> tree.
>
> Sean, can you merge the first two patches through the rc-core?
So I merged the first two patches, but the rest never made it upstream.
Should they be resubmitted?
Thanks,
Sean
next prev parent reply other threads:[~2018-07-10 8:36 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-02-13 12:29 Philipp Rossak
2018-02-13 12:29 ` [RESEND PATCH v5 1/6] media: rc: update sunxi-ir driver to get base clock frequency from devicetree Philipp Rossak
2018-02-13 12:29 ` [RESEND PATCH v5 2/6] media: dt: bindings: Update binding documentation for sunxi IR controller Philipp Rossak
2018-02-13 12:29 ` [RESEND PATCH v5 3/6] arm: dts: sun8i: a83t: Add the cir pin for the A83T Philipp Rossak
2018-02-13 12:29 ` [RESEND PATCH v5 4/6] arm: dts: sun8i: a83t: Add support for the cir interface Philipp Rossak
2018-02-13 12:29 ` [RESEND PATCH v5 5/6] arm: dts: sun8i: a83t: bananapi-m3: Enable IR controller Philipp Rossak
2018-02-13 12:29 ` [RESEND PATCH v5 6/6] arm: dts: sun8i: h3-h5: ir register size should be the whole memory block Philipp Rossak
2018-03-02 12:11 ` [RESEND PATCH v5 0/6] IR support for A83T Philipp Rossak
2018-03-02 14:10 ` Sean Young
2018-07-10 8:36 ` Sean Young [this message]
2018-07-15 14:08 ` Philipp Rossak
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180710083637.6s36rfbi2old5uxo@gofer.mess.org \
--to=sean@mess.org \
--cc=andi.shyti@samsung.com \
--cc=devicetree@vger.kernel.org \
--cc=embed3d@gmail.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-media@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=linux@armlinux.org.uk \
--cc=mark.rutland@arm.com \
--cc=maxime.ripard@bootlin.com \
--cc=mchehab@kernel.org \
--cc=p.zabel@pengutronix.de \
--cc=robh+dt@kernel.org \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®