From: Mark Brown <broonie@kernel.org>
To: Alexandre Belloni <alexandre.belloni@bootlin.com>
Cc: James Hogan <jhogan@kernel.org>,
Paul Burton <paul.burton@mips.com>,
Andy Shevchenko <andy.shevchenko@gmail.com>,
linux-spi@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-mips@linux-mips.org,
Thomas Petazzoni <thomas.petazzoni@bootlin.com>,
Allan Nielsen <allan.nielsen@microsemi.com>,
Rob Herring <robh+dt@kernel.org>
Subject: Re: [PATCH v3 2/5] dt-bindings: spi: snps,dw-apb-ssi: document Microsemi integration
Date: Mon, 30 Jul 2018 11:13:17 +0100 [thread overview]
Message-ID: <20180730101317.GE5789@sirena.org.uk> (raw)
In-Reply-To: <20180727195358.23336-3-alexandre.belloni@bootlin.com>
[-- Attachment #1: Type: text/plain, Size: 581 bytes --]
On Fri, Jul 27, 2018 at 09:53:55PM +0200, Alexandre Belloni wrote:
> +- compatible : "snps,dw-apb-ssi" or "mscc,<soc>-spi"
> +- reg : The register base for the controller. For "mscc,<soc>-spi", a second
> + register set is required (named ICPU_CFG:SPI_MST)
What are valid values for "<soc>"?
Please submit patches using subject lines reflecting the style for the
subsystem. This makes it easier for people to identify relevant
patches. Look at what existing commits in the area you're changing are
doing and make sure your subject lines visually resemble what they're
doing.
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 488 bytes --]
next prev parent reply other threads:[~2018-07-30 10:13 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-07-27 19:53 [PATCH v3 0/5] Add support for MSCC Ocelot SPI Alexandre Belloni
2018-07-27 19:53 ` [PATCH v3 1/5] spi: dw: export dw_spi_set_cs Alexandre Belloni
2018-07-27 20:07 ` Andy Shevchenko
2018-07-30 11:05 ` Applied "spi: dw: export dw_spi_set_cs" to the spi tree Mark Brown
2018-07-27 19:53 ` [PATCH v3 2/5] dt-bindings: spi: snps,dw-apb-ssi: document Microsemi integration Alexandre Belloni
2018-07-30 10:13 ` Mark Brown [this message]
2018-07-27 19:53 ` [PATCH v3 3/5] spi: dw-mmio: add MSCC Ocelot support Alexandre Belloni
2018-07-27 20:14 ` Andy Shevchenko
2018-07-30 11:05 ` Applied "spi: dw-mmio: add MSCC Ocelot support" to the spi tree Mark Brown
2018-07-27 19:53 ` [PATCH v3 4/5] mips: dts: mscc: Add spi on Ocelot Alexandre Belloni
2018-07-27 19:53 ` [PATCH v3 5/5] mips: dts: mscc: enable spi and NOR flash support on ocelot PCB123 Alexandre Belloni
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180730101317.GE5789@sirena.org.uk \
--to=broonie@kernel.org \
--cc=alexandre.belloni@bootlin.com \
--cc=allan.nielsen@microsemi.com \
--cc=andy.shevchenko@gmail.com \
--cc=devicetree@vger.kernel.org \
--cc=jhogan@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@linux-mips.org \
--cc=linux-spi@vger.kernel.org \
--cc=paul.burton@mips.com \
--cc=robh+dt@kernel.org \
--cc=thomas.petazzoni@bootlin.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®