From: Priit Laes <plaes@plaes.org>
To: Maxime Ripard <mripard@kernel.org>, Chen-Yu Tsai <wens@csie.org>,
Rob Herring <robh+dt@kernel.org>,
linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-sunxi@googlegroups.com
Subject: Re: [PATCH v2 2/6] clk: sunxi-ng: a31: Register regmap for sun6i CCU
Date: Thu, 30 Apr 2020 11:10:36 +0000 [thread overview]
Message-ID: <20200430111036.GB32281@plaes.org> (raw)
In-Reply-To: <20200429204612.31883-3-plaes@plaes.org>
On Wed, Apr 29, 2020 at 11:46:08PM +0300, Priit Laes wrote:
I somehow messed up this patch when preparing the patchset,
so I'll resend the fixed patch with v3.
> On sun6i, the gmac clock is handled by the dwmac-sunxi driver, but
> its configuration register is located in the CCU register range,
> requiring proper regmap setup.
>
> In order to do that, we use CLK_OF_DECLARE_DRIVER to initialize
> sun7i ccu, which clears the OF_POPULATED flag, allowing the
> platform device to probe the same resource with device node.
>
> Signed-off-by: Priit Laes <plaes@plaes.org>
> ---
> drivers/clk/sunxi-ng/ccu-sun6i-a31.c | 60 +++++++++++++++++++++++++++-
> 1 file changed, 58 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/clk/sunxi-ng/ccu-sun6i-a31.c b/drivers/clk/sunxi-ng/ccu-sun6i-a31.c
> index 9b40d53266a3..086eb93a4efd 100644
> --- a/drivers/clk/sunxi-ng/ccu-sun6i-a31.c
> +++ b/drivers/clk/sunxi-ng/ccu-sun6i-a31.c
> @@ -1262,5 +1262,61 @@ static void __init sun6i_a31_ccu_setup(struct device_node *node)
> ccu_mux_notifier_register(pll_cpu_clk.common.hw.clk,
> &sun6i_a31_cpu_nb);
> }
> -CLK_OF_DECLARE(sun6i_a31_ccu, "allwinner,sun6i-a31-ccu",
> - sun6i_a31_ccu_setup);
> +CLK_OF_DECLARE_DRIVER(sun6i_a31_ccu, "allwinner,sun6i-a31-ccu",
> + sun6i_a31_ccu_setup);
> +
> +/*
> + * Regmap for the GMAC driver (dwmac-sunxi) to allow access to
> + * GMAC configuration register.
> + */
> +#define SUN6I_A31_GMAC_CFG_REG 0xD0
> +static bool sun6i_a31_ccu_regmap_accessible_reg(struct device *dev,
> + unsigned int reg)
> +{
> + if (reg == SUN6I_A31_GMAC_CFG_REG)
> + return true;
> + return false;
> +}
> +
> +static struct regmap_config sun6i_a31_ccu_regmap_config = {
> + .reg_bits = 32,
> + .val_bits = 32,
> + .reg_stride = 4,
> + .max_register = 0x308, /* clk_out_b */
> +
> + .readable_reg = sun6i_a31_ccu_regmap_accessible_reg,
> + .writeable_reg = sun6i_a31_ccu_regmap_accessible_reg,
> +};
> +
> +static int sun6i_a31_ccu_probe_regmap(struct platform_device *pdev)
> +{
> + void __iomem *reg;
> + struct resource *res;
> + struct regmap *regmap;
> +
> + res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
> + reg = devm_ioremap(&pdev->dev, res->start, resource_size(res));
> + if (IS_ERR(reg))
> + return PTR_ERR(reg);
> +
> + regmap = devm_regmap_init_mmio(&pdev->dev, reg,
> + &sun6i_a31_ccu_regmap_accessible_reg);
> + if (IS_ERR(regmap))
> + return PTR_ERR(regmap);
> +
> + return 0;
> +}
> +
> +static const struct of_device_id sun6i_a31_ccu_ids[] = {
> + { .compatible = "allwinner,sun6i-a31-ccu"},
> + { }
> +};
> +
> +static struct platform_driver sun6i_a31_ccu_driver = {
> + .probe = sun6i_a31_ccu_probe_regmap,
> + .driver = {
> + .name = "sun6i-a31-ccu",
> + .of_match_table = sun6i_a31_ccu_ids,
> + },
> +};
> +builtin_platform_driver(sun6i_a31_ccu_driver);
> --
> 2.26.2
>
next prev parent reply other threads:[~2020-04-30 11:10 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-04-29 20:46 [PATCH v2 0/6] ARM: sunxi: Convert A20/A31 GMAC driver to use CCU Priit Laes
2020-04-29 20:46 ` [PATCH v2 1/6] clk: sunxi-ng: a20: Register regmap for sun7i CCU Priit Laes
2020-04-29 20:46 ` [PATCH v2 2/6] clk: sunxi-ng: a31: Register regmap for sun6i CCU Priit Laes
2020-04-30 11:10 ` Priit Laes [this message]
2020-04-29 20:46 ` [PATCH v2 3/6] net: stmmac: dwmac-sunxi: Implement syscon-based clock handling Priit Laes
2020-04-29 20:46 ` [PATCH v2 4/6] dt-bindings: net: sun7i-gmac: Add syscon support Priit Laes
2020-04-29 20:46 ` [PATCH v2 5/6] ARM: dts: sun7i: Use syscon-based implementation for gmac Priit Laes
2020-04-29 20:46 ` [PATCH v2 6/6] ARM: dts: sun6i: " Priit Laes
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200430111036.GB32281@plaes.org \
--to=plaes@plaes.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=mripard@kernel.org \
--cc=robh+dt@kernel.org \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®