From: Anup Patel <anup.patel@wdc.com>
To: Palmer Dabbelt <palmer@dabbelt.com>,
Paul Walmsley <paul.walmsley@sifive.com>,
Thomas Gleixner <tglx@linutronix.de>,
Jason Cooper <jason@lakedaemon.net>,
Marc Zyngier <maz@kernel.org>
Cc: Atish Patra <atish.patra@wdc.com>,
Alistair Francis <Alistair.Francis@wdc.com>,
Anup Patel <anup@brainfault.org>,
linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
Anup Patel <anup.patel@wdc.com>
Subject: [PATCH v2 0/3] More improvements for multiple PLICs
Date: Mon, 18 May 2020 14:44:38 +0530 [thread overview]
Message-ID: <20200518091441.94843-1-anup.patel@wdc.com> (raw)
This series does more improvements for supporting multiple PLIC
instances.
PATCH1 and PATCH2 are fixes whereas PATCH3 helps users distinguish
multiple PLIC instances in boot prints.
These patches are based up Linux-5.7-rc5 and can be found at
plic_imp_v2 branch at: https://github.com/avpatel/linux.git
To try this patches, we will need:
1. OpenSBI multi-PLIC and multi-CLINT support which can be found in
multi_plic_clint_v1 branch at:
https://github.com/avpatel/opensbi.git
2. QEMU RISC-V multi-socket support which can be found in
riscv_multi_socket_v1 branch at:
https://github.com/avpatel/qemu.git
Changes since v1:
- Re-arranged PATCHs to have fixes first
- Added Fixes tag to PATCH1 and PATCH2
- Use %pOFP in boot print to distinguish PLIC instance
Anup Patel (3):
irqchip/sifive-plic: Set default irq affinity in plic_irqdomain_map()
irqchip/sifive-plic: Setup cpuhp once after boot CPU handler is
present
irqchip/sifive-plic: Improve boot prints for multiple PLIC instances
drivers/irqchip/irq-sifive-plic.c | 21 +++++++++++++++++----
1 file changed, 17 insertions(+), 4 deletions(-)
--
2.25.1
next reply other threads:[~2020-05-18 9:15 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-18 9:14 Anup Patel [this message]
2020-05-18 9:14 ` [PATCH v2 1/3] irqchip/sifive-plic: Set default irq affinity in plic_irqdomain_map() Anup Patel
2020-05-21 22:06 ` Palmer Dabbelt
2020-05-22 6:44 ` Anup Patel
2020-05-30 7:46 ` [tip: irq/core] " tip-bot2 for Anup Patel
2020-05-18 9:14 ` [PATCH v2 2/3] irqchip/sifive-plic: Setup cpuhp once after boot CPU handler is present Anup Patel
2020-05-21 22:06 ` Palmer Dabbelt
2020-05-22 6:46 ` Anup Patel
2020-05-30 7:46 ` [tip: irq/core] " tip-bot2 for Anup Patel
2020-05-18 9:14 ` [PATCH v2 3/3] irqchip/sifive-plic: Improve boot prints for multiple PLIC instances Anup Patel
2020-05-21 22:06 ` Palmer Dabbelt
2020-05-30 7:46 ` [tip: irq/core] " tip-bot2 for Anup Patel
2020-05-21 22:06 ` [PATCH v2 0/3] More improvements for multiple PLICs Palmer Dabbelt
2020-05-25 10:08 ` Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200518091441.94843-1-anup.patel@wdc.com \
--to=anup.patel@wdc.com \
--cc=Alistair.Francis@wdc.com \
--cc=anup@brainfault.org \
--cc=atish.patra@wdc.com \
--cc=jason@lakedaemon.net \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=maz@kernel.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®