From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.8 required=3.0 tests=DKIM_INVALID,DKIM_SIGNED, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,UPPERCASE_50_75,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 06938C433DF for ; Thu, 21 May 2020 23:31:37 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id CEF0C206BE for ; Thu, 21 May 2020 23:31:36 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=nvidia.com header.i=@nvidia.com header.b="nechzZ9I" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730570AbgEUXbg (ORCPT ); Thu, 21 May 2020 19:31:36 -0400 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:9504 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730041AbgEUXbY (ORCPT ); Thu, 21 May 2020 19:31:24 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 21 May 2020 16:31:12 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 21 May 2020 16:31:24 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 21 May 2020 16:31:24 -0700 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 21 May 2020 23:31:23 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Thu, 21 May 2020 23:31:23 +0000 Received: from vdumpa-ubuntu.nvidia.com (Not Verified[172.17.173.140]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 21 May 2020 16:31:23 -0700 From: Krishna Reddy CC: , , , , , , , , , , , , , , , , Krishna Reddy Subject: [PATCH v5 4/5] arm64: tegra: Add DT node for T194 SMMU Date: Thu, 21 May 2020 16:31:06 -0700 Message-ID: <20200521233107.11968-5-vdumpa@nvidia.com> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20200521233107.11968-1-vdumpa@nvidia.com> References: <20200521233107.11968-1-vdumpa@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1590103872; bh=xGXDrPGNPZ2XXLlSkj65X4p86r2xyR31ZwNRNYlmUtg=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:MIME-Version:X-NVConfidentiality: Content-Transfer-Encoding:Content-Type; b=nechzZ9ID18dHLRxBZ0YsSnOyXTAm81MakqZ2MwZSDwLvr6afnpLO7ll3ErSayVQj OEmMZDql96CvDTrBe/VoLMzyLfgVVJDmpiMeyMTw+CD6jF0kYfkernxYEVVKxBFIJm KGD7aM0UdzX8PlfzgzVPWZ6UvEkzng/PjRjiMNSdhOaLugyrSKa0owqEUZuFmKvVBU 8LEDzakBey1RZsAP6KCcezyW9IQrzDTbQgkSWbpZpKcry5pDxjaEAD4V5E3EW4lLXi hy+fk2KNo3BYvloNA5vtcIcUkdrybWbZMty0sj/2epnZuAOATHcYTQgzUGnIHKgCnL lwjhuD6epa/Mg== To: unlisted-recipients:; (no To-header on input) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add DT node for T194 SMMU to enable SMMU support. Signed-off-by: Krishna Reddy --- arch/arm64/boot/dts/nvidia/tegra194.dtsi | 77 ++++++++++++++++++++++++ 1 file changed, 77 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts= /nvidia/tegra194.dtsi index f4ede86e32b4..f7c4399afb55 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi @@ -1620,6 +1620,83 @@ pcie@141a0000 { 0x82000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xc0000000>; /* non-pr= efetchable memory (3GB) */ }; =20 + smmu: iommu@12000000 { + compatible =3D "arm,mmu-500","nvidia,tegra194-smmu-500"; + reg =3D <0 0x12000000 0 0x800000>, + <0 0x11000000 0 0x800000>, + <0 0x10000000 0 0x800000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + stream-match-mask =3D <0x7f80>; + #global-interrupts =3D <3>; + #iommu-cells =3D <1>; + }; + pcie_ep@14160000 { compatible =3D "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; power-domains =3D <&bpmp TEGRA194_POWER_DOMAIN_PCIEX4A>; --=20 2.26.2