From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-18.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id B0A33C64E90 for ; Mon, 30 Nov 2020 13:12:42 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 5AFCF20708 for ; Mon, 30 Nov 2020 13:12:42 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=0x0f.com header.i=@0x0f.com header.b="PyhiSFol" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726609AbgK3NM2 (ORCPT ); Mon, 30 Nov 2020 08:12:28 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35344 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726520AbgK3NMZ (ORCPT ); Mon, 30 Nov 2020 08:12:25 -0500 Received: from mail-pl1-x62f.google.com (mail-pl1-x62f.google.com [IPv6:2607:f8b0:4864:20::62f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7A1E0C061A49 for ; Mon, 30 Nov 2020 05:11:08 -0800 (PST) Received: by mail-pl1-x62f.google.com with SMTP id p6so6458394plr.7 for ; Mon, 30 Nov 2020 05:11:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=0x0f.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=hOB84R26CoZQA91b93xytogHngTBkirbQivQiUAvSZ8=; b=PyhiSFolCJFU7wTOqSDoytdKtrAc2AOhdmxCLSMmRfZOHG7VXGVb2Ulw6POAB0/oZF pImJ1NZ5KIbI2+pgUxzmCwgMoOoi1v4laspFKthhrrASzcv05eCcX6slWiizTXOZSrW1 SLTH0wYyQ4i2ndY/pATwRtRVkLxHXzWE3SRJg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=hOB84R26CoZQA91b93xytogHngTBkirbQivQiUAvSZ8=; b=VEoW+wW9nE4aMcLcOrtBzLEmkDiYWJfsTjx6t9zlyIn9+VJGbljpBf6Zsb0bIIFd5x 1+xycUwER1X10n7ipDEDpCgEa2cgzHeLophiheWNFTAZicROGB8hYAC5fvRWAmN+cnwK UF1tJP63vpxyZvD1ONfLT7oyOfsivvbZKV1ZPq/wSkdsne2uWXD11HXjZaUhhcIysf2t pOB7akoYrus2h6WW9662Vhx9TImNQYesQ02Mixbz/yP1X6Gckp2re8yfc4JXUVkSjvjW Fu9yS1qOxcOHf6Uc8tA6g/mdvuJ2drFqRDin03KAkCRKJ5z3oKHx7CxWQV6sJ4X5VKRK d8QQ== X-Gm-Message-State: AOAM533Eky0YfMDaLHe19HHE0ppVVuGCtk5gc7IqrtKnsOX433zBXPzJ sQOcWUl64sVJqr1dDojI0AuCzw== X-Google-Smtp-Source: ABdhPJxgNlFVg7883wVBJGDHzd6CLjDX13djaCv0+2pZftGDOVsjYhNmQuIgaPkzf8PRi8KGpohlww== X-Received: by 2002:a17:902:b983:b029:da:8c9a:6ac6 with SMTP id i3-20020a170902b983b02900da8c9a6ac6mr1129245pls.54.1606741866601; Mon, 30 Nov 2020 05:11:06 -0800 (PST) Received: from shiro.work (p1268123-ipngn200803sizuokaden.shizuoka.ocn.ne.jp. [118.13.124.123]) by smtp.googlemail.com with ESMTPSA id a4sm41757578pjq.0.2020.11.30.05.11.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Nov 2020 05:11:05 -0800 (PST) From: Daniel Palmer To: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, arnd@arndb.de, robh@kernel.org, w@1wt.eu, daniel@0x0f.com Subject: [PATCH 4/9] ARM: mstar: Add infinity2m support Date: Mon, 30 Nov 2020 22:10:42 +0900 Message-Id: <20201130131047.2648960-5-daniel@0x0f.com> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20201130131047.2648960-1-daniel@0x0f.com> References: <20201130131047.2648960-1-daniel@0x0f.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The infinity2m series of chips are like the other Mstar/Sigmastar chips in that they have a Cortex A7 system with DDR memory integrated in a single package. The infinity2m chips are intended for recording the incoming streams from IP cameras. So instead of video encoders they have video decoders, instead of a camera interface they have display hardware and so on. Aside from the above points the big difference about these chips is that they include a second Cortex A7 core. Signed-off-by: Daniel Palmer --- arch/arm/boot/dts/mstar-infinity2m.dtsi | 15 +++++++++++++++ arch/arm/boot/dts/mstar-v7.dtsi | 2 +- arch/arm/mach-mstar/mstarv7.c | 1 + 3 files changed, 17 insertions(+), 1 deletion(-) create mode 100644 arch/arm/boot/dts/mstar-infinity2m.dtsi diff --git a/arch/arm/boot/dts/mstar-infinity2m.dtsi b/arch/arm/boot/dts/mstar-infinity2m.dtsi new file mode 100644 index 000000000000..02adb9fe9d3c --- /dev/null +++ b/arch/arm/boot/dts/mstar-infinity2m.dtsi @@ -0,0 +1,15 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright (c) 2020 thingy.jp. + * Author: Daniel Palmer + */ + +#include "mstar-infinity.dtsi" + +&cpus { + cpu1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x1>; + }; +}; diff --git a/arch/arm/boot/dts/mstar-v7.dtsi b/arch/arm/boot/dts/mstar-v7.dtsi index 07fc46c7b4d4..2862b32c7f63 100644 --- a/arch/arm/boot/dts/mstar-v7.dtsi +++ b/arch/arm/boot/dts/mstar-v7.dtsi @@ -13,7 +13,7 @@ / { #size-cells = <1>; interrupt-parent = <&gic>; - cpus { + cpus: cpus { #address-cells = <1>; #size-cells = <0>; diff --git a/arch/arm/mach-mstar/mstarv7.c b/arch/arm/mach-mstar/mstarv7.c index 81a4cbcab206..1aa748fa006e 100644 --- a/arch/arm/mach-mstar/mstarv7.c +++ b/arch/arm/mach-mstar/mstarv7.c @@ -35,6 +35,7 @@ static void __iomem *l3bridge; static const char * const mstarv7_board_dt_compat[] __initconst = { "mstar,infinity", + "mstar,infinity2m", "mstar,infinity3", "mstar,mercury5", NULL, -- 2.29.2