From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 59633C64E7A for ; Tue, 1 Dec 2020 13:44:35 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id E1E22207FF for ; Tue, 1 Dec 2020 13:44:34 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=0x0f.com header.i=@0x0f.com header.b="K8H5ts0U" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729527AbgLANoS (ORCPT ); Tue, 1 Dec 2020 08:44:18 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38964 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727702AbgLANoS (ORCPT ); Tue, 1 Dec 2020 08:44:18 -0500 Received: from mail-pf1-x441.google.com (mail-pf1-x441.google.com [IPv6:2607:f8b0:4864:20::441]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0F861C0613D4 for ; Tue, 1 Dec 2020 05:43:38 -0800 (PST) Received: by mail-pf1-x441.google.com with SMTP id q22so868814pfk.12 for ; Tue, 01 Dec 2020 05:43:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=0x0f.com; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=IkSu8cOxrJeXk2IOxGlsju6Rx6kE3VnLWo/bGlavpVg=; b=K8H5ts0UpSYaUeP2AKhudXY27BXqCNe5Ycflq09qZZOmIlMYps+H7RCe9xYhL7hEZm fxBEdLxy/mo/3htJ5iSO7JM2b9T3a+rLm85Ev1aMFKAqQVLaDXTASo/qoCBlLz0EI7mg 5c1Hsj9jXgKyiVGh+7thXN7fE3+Y97Y3NriAA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=IkSu8cOxrJeXk2IOxGlsju6Rx6kE3VnLWo/bGlavpVg=; b=lTm+THAZzvB2YrerZPALEEoXhzvojd3epzVFv3nTJVkG2JTNjgOFW6y2JKiuoHY+Ca j2Dl5Tq7BUKkN099lgT/FgtUUhM8SilE3HhDaqt+PRHUdL6e2JHNFaeXHaiuS1mbombt wuRANpDvDcvNbQ0jJUsfaCeq3VYe98fZ/uQ8DKCvcDrd4eLUsc8aiyxVV2rteaPKIRCw wTnGJPYVRmKXFmJfhyE2Zs3J54zEWNwfg72eEeA4Bm1P/XNs6xsYtjaixOTHK1Bpxj99 64jW0Iknkwc7duIex4/hnCPi5JrBYd44NPlKvyis/h1Da9q08mVrkTOCk9uBoGij1yI8 daBw== X-Gm-Message-State: AOAM532/n+apU+mh/hnsXmT2EsomcRXZILtPW8IB5cNDMnxuigz5EPjn HBjyfOCERbDz01DYdGnphFljVw== X-Google-Smtp-Source: ABdhPJztNDi0pOH7QULtZg4/rCPDCHM4rfyzQeOdWfYLRZdaSFqJboQ1cxTX73Et8D1R9mAVdLkcgA== X-Received: by 2002:a62:445:0:b029:19c:162b:bbef with SMTP id 66-20020a6204450000b029019c162bbbefmr1288016pfe.40.1606830217495; Tue, 01 Dec 2020 05:43:37 -0800 (PST) Received: from shiro.work (p1268123-ipngn200803sizuokaden.shizuoka.ocn.ne.jp. [118.13.124.123]) by smtp.googlemail.com with ESMTPSA id g14sm2839248pji.32.2020.12.01.05.43.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Dec 2020 05:43:36 -0800 (PST) From: Daniel Palmer List-Id: To: devicetree@vger.kernel.org, soc@kernel.org, linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, olof@lixom.net, arnd@arndb.de, robh@kernel.org, w@1wt.eu, daniel@0x0f.com Subject: [PATCH v2 00/10] ARM: mstar: Add basic support for i2m and SMP Date: Tue, 1 Dec 2020 22:43:20 +0900 Message-Id: <20201201134330.3037007-1-daniel@0x0f.com> X-Mailer: git-send-email 2.29.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Sorry for spamming this. I wanted to fix the DT parts before anyone spent time looking at the DT related commits in v1. This series adds basic support for the infinity2m series of chips. For now the SigmaStar SSD202D which is a dual Cortex A7 in a QFN128 package. These chips share most of the same hardware with the currently supported infinity, infinity3 and mercury5 chips. Changes since v1: - Based on Arnd's feedback[0] there is now "mstar,smpctrl" as the most generic compatible string for the smp control registers and a more specific "sstar,ssd201" (yes sstar is right, this is a SigmaStar chip) string that is good for the SSD201 and SSD202D chips. - Small code clean ups: remove initialiser for smpctrl, remove unneeded #ifdef CONFIG_SMP, make the smp_operations struct static and const. 0 - https://lore.kernel.org/linux-arm-kernel/CAK8P3a2MC5m4PdmXnwjGw_oZinKU93LP+eYQ8qaCmH4EesH0Bw@mail.gmail.com/ Daniel Palmer (10): dt-bindings: mstar: Add binding details for mstar,smpctrl dt-bindings: vendor-prefixes: Add honestar vendor prefix dt-bindings: mstar: Add Honestar SSD201_HT_V2 to mstar boards ARM: mstar: Add infinity2m support ARM: mstar: Add common dtsi for SSD201/SSD202D ARM: mstar: Add chip level dtsi for SSD202D ARM: mstar: Add dts for Honestar ssd201htv2 ARM: mstar: Add smp ctrl registers to infinity2m dtsi ARM: mstar: Wire up smpctrl for SSD201/SSD202D ARM: mstar: SMP support .../bindings/arm/mstar/mstar,smpctrl.yaml | 40 +++++++++++++++ .../devicetree/bindings/arm/mstar/mstar.yaml | 6 +++ .../devicetree/bindings/vendor-prefixes.yaml | 2 + arch/arm/boot/dts/Makefile | 1 + .../mstar-infinity2m-ssd202d-ssd201htv2.dts | 25 ++++++++++ .../boot/dts/mstar-infinity2m-ssd202d.dtsi | 14 ++++++ .../boot/dts/mstar-infinity2m-ssd20xd.dtsi | 12 +++++ arch/arm/boot/dts/mstar-infinity2m.dtsi | 22 +++++++++ arch/arm/boot/dts/mstar-v7.dtsi | 2 +- arch/arm/mach-mstar/mstarv7.c | 49 +++++++++++++++++++ 10 files changed, 172 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/arm/mstar/mstar,smpctrl.yaml create mode 100644 arch/arm/boot/dts/mstar-infinity2m-ssd202d-ssd201htv2.dts create mode 100644 arch/arm/boot/dts/mstar-infinity2m-ssd202d.dtsi create mode 100644 arch/arm/boot/dts/mstar-infinity2m-ssd20xd.dtsi create mode 100644 arch/arm/boot/dts/mstar-infinity2m.dtsi -- 2.29.2