From: Borislav Petkov <bp@alien8.de>
To: kan.liang@linux.intel.com
Cc: peterz@infradead.org, mingo@kernel.org,
linux-kernel@vger.kernel.org, acme@kernel.org,
tglx@linutronix.de, namhyung@kernel.org, jolsa@redhat.com,
ak@linux.intel.com, yao.jin@linux.intel.com,
alexander.shishkin@linux.intel.com, adrian.hunter@intel.com,
Ricardo Neri <ricardo.neri-calderon@linux.intel.com>,
Andy Lutomirski <luto@kernel.org>,
Dave Hansen <dave.hansen@intel.com>,
"Rafael J. Wysocki" <rafael.j.wysocki@intel.com>,
"Ravi V. Shankar" <ravi.v.shankar@intel.com>,
Srinivas Pandruvada <srinivas.pandruvada@linux.intel.com>
Subject: Re: [PATCH V4 02/25] x86/cpu: Add helper function to get the type of the current hybrid CPU
Date: Fri, 2 Apr 2021 11:26:02 +0200 [thread overview]
Message-ID: <20210402092602.GB28499@zn.tnic> (raw)
In-Reply-To: <1617322252-154215-3-git-send-email-kan.liang@linux.intel.com>
On Thu, Apr 01, 2021 at 05:10:29PM -0700, kan.liang@linux.intel.com wrote:
> diff --git a/arch/x86/include/asm/processor.h b/arch/x86/include/asm/processor.h
> index dc6d149bf851..746512a68b30 100644
> --- a/arch/x86/include/asm/processor.h
> +++ b/arch/x86/include/asm/processor.h
> @@ -166,6 +166,8 @@ enum cpuid_regs_idx {
>
> #define X86_VENDOR_UNKNOWN 0xff
>
> +#define X86_HYBRID_CPU_TYPE_ID_SHIFT 24
Just put that over the function where it is used, i.e. in intel.c
With that addressed:
Acked-by: Borislav Petkov <bp@suse.de>
--
Regards/Gruss,
Boris.
https://people.kernel.org/tglx/notes-about-netiquette
next prev parent reply other threads:[~2021-04-02 9:26 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-04-02 0:10 [PATCH V4 00/25] Add Alder Lake support for perf (kernel) kan.liang
2021-04-02 0:10 ` [PATCH V4 01/25] x86/cpufeatures: Enumerate Intel Hybrid Technology feature bit kan.liang
2021-04-02 9:24 ` Borislav Petkov
2021-04-02 0:10 ` [PATCH V4 02/25] x86/cpu: Add helper function to get the type of the current hybrid CPU kan.liang
2021-04-02 9:26 ` Borislav Petkov [this message]
2021-04-02 0:10 ` [PATCH V4 03/25] perf/x86: Track pmu in per-CPU cpu_hw_events kan.liang
2021-04-02 0:10 ` [PATCH V4 04/25] perf/x86/intel: Hybrid PMU support for perf capabilities kan.liang
2021-04-02 0:10 ` [PATCH V4 05/25] perf/x86: Hybrid PMU support for intel_ctrl kan.liang
2021-04-02 0:10 ` [PATCH V4 06/25] perf/x86: Hybrid PMU support for counters kan.liang
2021-04-02 0:10 ` [PATCH V4 07/25] perf/x86: Hybrid PMU support for unconstrained kan.liang
2021-04-02 0:10 ` [PATCH V4 08/25] perf/x86: Hybrid PMU support for hardware cache event kan.liang
2021-04-02 0:10 ` [PATCH V4 09/25] perf/x86: Hybrid PMU support for event constraints kan.liang
2021-04-02 0:10 ` [PATCH V4 10/25] perf/x86: Hybrid PMU support for extra_regs kan.liang
2021-04-02 0:10 ` [PATCH V4 11/25] perf/x86/intel: Factor out intel_pmu_check_num_counters kan.liang
2021-04-02 0:10 ` [PATCH V4 12/25] perf/x86/intel: Factor out intel_pmu_check_event_constraints kan.liang
2021-04-02 0:10 ` [PATCH V4 13/25] perf/x86/intel: Factor out intel_pmu_check_extra_regs kan.liang
2021-04-02 0:10 ` [PATCH V4 14/25] perf/x86: Remove temporary pmu assignment in event_init kan.liang
2021-04-02 0:10 ` [PATCH V4 15/25] perf/x86: Factor out x86_pmu_show_pmu_cap kan.liang
2021-04-02 0:10 ` [PATCH V4 16/25] perf/x86: Register hybrid PMUs kan.liang
2021-04-02 0:10 ` [PATCH V4 17/25] perf/x86: Add structures for the attributes of Hybrid PMUs kan.liang
2021-04-02 0:10 ` [PATCH V4 18/25] perf/x86/intel: Add attr_update for " kan.liang
2021-04-02 0:10 ` [PATCH V4 19/25] perf/x86: Support filter_match callback kan.liang
2021-04-02 0:10 ` [PATCH V4 20/25] perf/x86/intel: Add Alder Lake Hybrid support kan.liang
2021-04-02 0:10 ` [PATCH V4 21/25] perf: Introduce PERF_TYPE_HARDWARE_PMU and PERF_TYPE_HW_CACHE_PMU kan.liang
2021-04-02 0:10 ` [PATCH V4 22/25] perf/x86/intel/uncore: Add Alder Lake support kan.liang
2021-04-02 0:10 ` [PATCH V4 23/25] perf/x86/msr: Add Alder Lake CPU support kan.liang
2021-04-02 0:10 ` [PATCH V4 24/25] perf/x86/cstate: " kan.liang
2021-04-02 0:10 ` [PATCH V4 25/25] perf/x86/rapl: Add support for Intel Alder Lake kan.liang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210402092602.GB28499@zn.tnic \
--to=bp@alien8.de \
--cc=acme@kernel.org \
--cc=adrian.hunter@intel.com \
--cc=ak@linux.intel.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=dave.hansen@intel.com \
--cc=jolsa@redhat.com \
--cc=kan.liang@linux.intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=luto@kernel.org \
--cc=mingo@kernel.org \
--cc=namhyung@kernel.org \
--cc=peterz@infradead.org \
--cc=rafael.j.wysocki@intel.com \
--cc=ravi.v.shankar@intel.com \
--cc=ricardo.neri-calderon@linux.intel.com \
--cc=srinivas.pandruvada@linux.intel.com \
--cc=tglx@linutronix.de \
--cc=yao.jin@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®