From: Allen-KH Cheng <allen-kh.cheng@mediatek.com>
To: Matthias Brugger <matthias.bgg@gmail.com>,
Rob Herring <robh+dt@kernel.org>,
--to=Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
Cc: <Project_Global_Chrome_Upstream_Group@mediatek.com>,
<devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
<linux-mediatek@lists.infradead.org>,
"Chen-Yu Tsai" <wenst@chromium.org>,
Ryder Lee <ryder.lee@kernel.org>,
Allen-KH Cheng <allen-kh.cheng@mediatek.com>
Subject: [PATCH 02/17] arm64: dts: mt8192: add pwrap node
Date: Thu, 17 Feb 2022 21:40:20 +0800 [thread overview]
Message-ID: <20220217134027.508-3-allen-kh.cheng@mediatek.com> (raw)
In-Reply-To: <20220217134027.508-1-allen-kh.cheng@mediatek.com>
Add pwrap node for mt8192 SoC.
Signed-off-by: Allen-KH Cheng <allen-kh.cheng@mediatek.com>
---
arch/arm64/boot/dts/mediatek/mt8192.dtsi | 12 ++++++++++++
1 file changed, 12 insertions(+)
diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi
index f10a9c75b20c..f58a13b10916 100644
--- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi
@@ -523,6 +523,18 @@
clock-names = "clk13m";
};
+ pwrap: pwrap@10026000 {
+ compatible = "mediatek,mt6873-pwrap";
+ reg = <0 0x10026000 0 0x1000>;
+ reg-names = "pwrap";
+ interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH 0>;
+ clocks = <&infracfg CLK_INFRA_PMIC_AP>,
+ <&infracfg CLK_INFRA_PMIC_TMR>;
+ clock-names = "spi", "wrap";
+ assigned-clocks = <&topckgen CLK_TOP_PWRAP_ULPOSC_SEL>;
+ assigned-clock-parents = <&topckgen CLK_TOP_OSC_D10>;
+ };
+
scp_adsp: clock-controller@10720000 {
compatible = "mediatek,mt8192-scp_adsp";
reg = <0 0x10720000 0 0x1000>;
--
2.18.0
next prev parent reply other threads:[~2022-02-17 13:41 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-02-17 13:40 [PATCH 00/17] Add driver nodes for MT8192 SoC Allen-KH Cheng
2022-02-17 13:40 ` [PATCH 01/17] arm64: dts: mt8192: Add power domains controller Allen-KH Cheng
2022-02-17 13:40 ` Allen-KH Cheng [this message]
2022-02-17 13:40 ` [PATCH 03/17] arm64: dts: mt8192: add spmi node Allen-KH Cheng
2022-02-17 13:40 ` [PATCH 04/17] arm64: dts: mt8192: Add gce node Allen-KH Cheng
2022-02-17 13:40 ` [PATCH 05/17] arm64: dts: mt8192: Add SCP node Allen-KH Cheng
2022-02-17 13:40 ` [PATCH 06/17] arm64: dts: mt8192: Add xhci node Allen-KH Cheng
2022-02-17 13:40 ` [PATCH 07/17] arm64: dts: mt8192: Add audio-related nodes Allen-KH Cheng
2022-02-17 13:40 ` [PATCH 08/17] arm64: dts: mt8192: Add PCIe node Allen-KH Cheng
2022-02-17 13:40 ` [PATCH 09/17] arm64: dts: mt8192: Correct nor_flash status of mt8192 Allen-KH Cheng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220217134027.508-3-allen-kh.cheng@mediatek.com \
--to=allen-kh.cheng@mediatek.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski@canonical.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=robh+dt@kernel.org \
--cc=ryder.lee@kernel.org \
--cc=wenst@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®