From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 19BCEC433EF for ; Sun, 27 Mar 2022 00:50:50 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231760AbiC0AwX (ORCPT ); Sat, 26 Mar 2022 20:52:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54850 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231654AbiC0AwV (ORCPT ); Sat, 26 Mar 2022 20:52:21 -0400 Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 15A7B186CA for ; Sat, 26 Mar 2022 17:50:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1648342244; x=1679878244; h=date:from:to:cc:subject:message-id:mime-version; bh=nqkUmlcyI6BDYZviyqbQ49gKVvjf51lMVbRiHUBpzK4=; b=HQsNJbKHEhZlCJdYrJtat0jmal+UFcWhZA+2y1lFsJ9hA+R9VbZiMrcx v11E/Dyl7aj3Uc9T9ApVqxvvvUMZoYRfAmzvNy2PsQTU52X4rV9CUNFnA 8qiMvDEOSw6fecOc7foxqZama/x6Mp5RthdTggUCUwJfx41oGaqI4ULVj IPTmjNOglvjcQSDoBcjiolUI9qMQLExmEhS1lCpIURG/ZkbxdZj9UK/HS Mbra5Q+FHktaIlQmrBcDZOwXyyftPW/IKdFrGa0S6ow5bgGalDxLR0m0p DmM409oMj3vJugR/aQe46JKqrKZhUsmpAwD9LiLjG3syj2t+ylgeDsN9X A==; X-IronPort-AV: E=McAfee;i="6200,9189,10298"; a="258780453" X-IronPort-AV: E=Sophos;i="5.90,214,1643702400"; d="scan'208";a="258780453" Received: from orsmga003.jf.intel.com ([10.7.209.27]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 26 Mar 2022 17:50:43 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.90,214,1643702400"; d="scan'208";a="502140720" Received: from lkp-server02.sh.intel.com (HELO 89b41b6ae01c) ([10.239.97.151]) by orsmga003.jf.intel.com with ESMTP; 26 Mar 2022 17:50:42 -0700 Received: from kbuild by 89b41b6ae01c with local (Exim 4.92) (envelope-from ) id 1nYH7B-0000Ze-RU; Sun, 27 Mar 2022 00:50:41 +0000 Date: Sun, 27 Mar 2022 08:49:50 +0800 From: kernel test robot To: Anup Patel Cc: kbuild-all@lists.01.org, linux-kernel@vger.kernel.org Subject: [avpatel:riscv_kvm_aia_v1 33/39] arch/arm64/kvm/mmu.c:768:62: sparse: sparse: incorrect type in initializer (different base types) Message-ID: <202203270825.vnv5DEko-lkp@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline User-Agent: Mutt/1.10.1 (2018-07-13) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org tree: https://github.com/avpatel/linux.git riscv_kvm_aia_v1 head: dc58590b7f4a87f4f2c9214d92c3e2dfd167a8ff commit: dfbca19a4e480e2f99da90c1b8957c00dc9ff89b [33/39] RISC-V: KVM: Add G-stage ioremap() and iounmap() functions config: arm64-randconfig-s032-20220327 (https://download.01.org/0day-ci/archive/20220327/202203270825.vnv5DEko-lkp@intel.com/config) compiler: aarch64-linux-gcc (GCC) 11.2.0 reproduce: wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # apt-get install sparse # sparse version: v0.6.4-dirty # https://github.com/avpatel/linux/commit/dfbca19a4e480e2f99da90c1b8957c00dc9ff89b git remote add avpatel https://github.com/avpatel/linux.git git fetch --no-tags avpatel riscv_kvm_aia_v1 git checkout dfbca19a4e480e2f99da90c1b8957c00dc9ff89b # save the config file to linux build tree mkdir build_dir COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-11.2.0 make.cross C=1 CF='-fdiagnostic-prefix -D__CHECK_ENDIAN__' O=build_dir ARCH=arm64 SHELL=/bin/bash arch/arm64/kvm/ If you fix the issue, kindly add following tag as appropriate Reported-by: kernel test robot sparse warnings: (new ones prefixed by >>) >> arch/arm64/kvm/mmu.c:768:62: sparse: sparse: incorrect type in initializer (different base types) @@ expected restricted gfp_t [usertype] gfp_atomic @@ got void * @@ arch/arm64/kvm/mmu.c:768:62: sparse: expected restricted gfp_t [usertype] gfp_atomic arch/arm64/kvm/mmu.c:768:62: sparse: got void * vim +768 arch/arm64/kvm/mmu.c d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 753 d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 754 /** d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 755 * kvm_phys_addr_ioremap - map a device range to guest IPA d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 756 * d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 757 * @kvm: The KVM pointer d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 758 * @guest_ipa: The IPA at which to insert the mapping d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 759 * @pa: The physical address of the device d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 760 * @size: The size of the mapping c9c0279cc02b4e arch/arm64/kvm/mmu.c Xiaofei Tan 2020-09-17 761 * @writable: Whether or not to create a writable mapping d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 762 */ d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 763 int kvm_phys_addr_ioremap(struct kvm *kvm, phys_addr_t guest_ipa, c40f2f8ff833ed arch/arm/kvm/mmu.c Ard Biesheuvel 2014-09-17 764 phys_addr_t pa, unsigned long size, bool writable) d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 765 { 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 766 phys_addr_t addr; d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 767 int ret = 0; c1a33aebe91d49 arch/arm64/kvm/mmu.c Sean Christopherson 2020-07-02 @768 struct kvm_mmu_memory_cache cache = { 0, __GFP_ZERO, NULL, }; 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 769 struct kvm_pgtable *pgt = kvm->arch.mmu.pgt; 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 770 enum kvm_pgtable_prot prot = KVM_PGTABLE_PROT_DEVICE | 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 771 KVM_PGTABLE_PROT_R | 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 772 (writable ? KVM_PGTABLE_PROT_W : 0); d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 773 bff01cb6b1bf68 arch/arm64/kvm/mmu.c Quentin Perret 2021-12-08 774 if (is_protected_kvm_enabled()) bff01cb6b1bf68 arch/arm64/kvm/mmu.c Quentin Perret 2021-12-08 775 return -EPERM; bff01cb6b1bf68 arch/arm64/kvm/mmu.c Quentin Perret 2021-12-08 776 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 777 size += offset_in_page(guest_ipa); 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 778 guest_ipa &= PAGE_MASK; c40f2f8ff833ed arch/arm/kvm/mmu.c Ard Biesheuvel 2014-09-17 779 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 780 for (addr = guest_ipa; addr < guest_ipa + size; addr += PAGE_SIZE) { c1a33aebe91d49 arch/arm64/kvm/mmu.c Sean Christopherson 2020-07-02 781 ret = kvm_mmu_topup_memory_cache(&cache, 61ffb3a50c4402 arch/arm64/kvm/mmu.c Sean Christopherson 2020-07-02 782 kvm_mmu_cache_min_pages(kvm)); d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 783 if (ret) 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 784 break; 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 785 d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 786 spin_lock(&kvm->mmu_lock); 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 787 ret = kvm_pgtable_stage2_map(pgt, addr, PAGE_SIZE, pa, prot, 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 788 &cache); d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 789 spin_unlock(&kvm->mmu_lock); d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 790 if (ret) 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 791 break; d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 792 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 793 pa += PAGE_SIZE; d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 794 } d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 795 c1a33aebe91d49 arch/arm64/kvm/mmu.c Sean Christopherson 2020-07-02 796 kvm_mmu_free_memory_cache(&cache); d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 797 return ret; d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 798 } d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 799 :::::: The code at line 768 was first introduced by commit :::::: c1a33aebe91d49c958df1648b2a84db96c403075 KVM: arm64: Use common KVM implementation of MMU memory caches :::::: TO: Sean Christopherson :::::: CC: Paolo Bonzini -- 0-DAY CI Kernel Test Service https://01.org/lkp