From: kernel test robot <lkp@intel.com>
To: Aurabindo Pillai <aurabindo.pillai@amd.com>
Cc: kbuild-all@lists.01.org, linux-kernel@vger.kernel.org,
Alex Deucher <alexander.deucher@amd.com>,
Harry Wentland <Harry.Wentland@amd.com>
Subject: [agd5f:drm-next 148/274] drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:112:29: warning: 'DCN_BASE' defined but not used
Date: Tue, 6 Sep 2022 07:37:31 +0800 [thread overview]
Message-ID: <202209060758.yrShPqQn-lkp@intel.com> (raw)
tree: https://gitlab.freedesktop.org/agd5f/linux.git drm-next
head: 32d1ffcd3979b75b6d7271a3028f4df2ef181a88
commit: 99c957fedfc6678ded0b53afdcb832cd8446cec8 [148/274] drm/amd/display: change to runtime initialization for reg offsets for DCN321
config: i386-buildonly-randconfig-r004-20220905 (https://download.01.org/0day-ci/archive/20220906/202209060758.yrShPqQn-lkp@intel.com/config)
compiler: gcc-11 (Debian 11.3.0-5) 11.3.0
reproduce (this is a W=1 build):
git remote add agd5f https://gitlab.freedesktop.org/agd5f/linux.git
git fetch --no-tags agd5f drm-next
git checkout 99c957fedfc6678ded0b53afdcb832cd8446cec8
# save the config file
mkdir build_dir && cp config build_dir/.config
make W=1 O=build_dir ARCH=i386 SHELL=/bin/bash drivers/gpu/drm/
If you fix the issue, kindly add following tag where applicable
Reported-by: kernel test robot <lkp@intel.com>
All warnings (new ones prefixed by >>):
| ^~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:651:17: note: in expansion of macro 'HWSEQ_DCN32_MASK_SH_LIST'
651 | HWSEQ_DCN32_MASK_SH_LIST(_MASK)
| ^~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dcn/dcn_3_2_1_sh_mask.h:2823:111: warning: initialized field overwritten [-Woverride-init]
2823 | #define DOMAIN16_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK 0xC0000000L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dce/dce_hwseq.h:678:35: note: in expansion of macro 'DOMAIN16_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK'
678 | .field_name = blk_name ## reg_name ## __ ## field_name ## post_fix
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:635:9: note: in expansion of macro 'HWS_SF'
635 | HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
| ^~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:651:17: note: in expansion of macro 'HWSEQ_DCN32_MASK_SH_LIST'
651 | HWSEQ_DCN32_MASK_SH_LIST(_MASK)
| ^~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dcn/dcn_3_2_1_sh_mask.h:2823:111: note: (near initialization for 'hwseq_mask.DOMAIN_PGFSM_PWR_STATUS')
2823 | #define DOMAIN16_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK 0xC0000000L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dce/dce_hwseq.h:678:35: note: in expansion of macro 'DOMAIN16_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK'
678 | .field_name = blk_name ## reg_name ## __ ## field_name ## post_fix
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:635:9: note: in expansion of macro 'HWS_SF'
635 | HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
| ^~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:651:17: note: in expansion of macro 'HWSEQ_DCN32_MASK_SH_LIST'
651 | HWSEQ_DCN32_MASK_SH_LIST(_MASK)
| ^~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dcn/dcn_3_2_1_sh_mask.h:2833:111: warning: initialized field overwritten [-Woverride-init]
2833 | #define DOMAIN17_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK 0xC0000000L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dce/dce_hwseq.h:678:35: note: in expansion of macro 'DOMAIN17_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK'
678 | .field_name = blk_name ## reg_name ## __ ## field_name ## post_fix
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:636:9: note: in expansion of macro 'HWS_SF'
636 | HWS_SF(, DOMAIN17_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
| ^~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:651:17: note: in expansion of macro 'HWSEQ_DCN32_MASK_SH_LIST'
651 | HWSEQ_DCN32_MASK_SH_LIST(_MASK)
| ^~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dcn/dcn_3_2_1_sh_mask.h:2833:111: note: (near initialization for 'hwseq_mask.DOMAIN_PGFSM_PWR_STATUS')
2833 | #define DOMAIN17_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK 0xC0000000L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dce/dce_hwseq.h:678:35: note: in expansion of macro 'DOMAIN17_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK'
678 | .field_name = blk_name ## reg_name ## __ ## field_name ## post_fix
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:636:9: note: in expansion of macro 'HWS_SF'
636 | HWS_SF(, DOMAIN17_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
| ^~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:651:17: note: in expansion of macro 'HWSEQ_DCN32_MASK_SH_LIST'
651 | HWSEQ_DCN32_MASK_SH_LIST(_MASK)
| ^~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dcn/dcn_3_2_1_sh_mask.h:2843:111: warning: initialized field overwritten [-Woverride-init]
2843 | #define DOMAIN18_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK 0xC0000000L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dce/dce_hwseq.h:678:35: note: in expansion of macro 'DOMAIN18_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK'
678 | .field_name = blk_name ## reg_name ## __ ## field_name ## post_fix
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:637:9: note: in expansion of macro 'HWS_SF'
637 | HWS_SF(, DOMAIN18_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
| ^~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:651:17: note: in expansion of macro 'HWSEQ_DCN32_MASK_SH_LIST'
651 | HWSEQ_DCN32_MASK_SH_LIST(_MASK)
| ^~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dcn/dcn_3_2_1_sh_mask.h:2843:111: note: (near initialization for 'hwseq_mask.DOMAIN_PGFSM_PWR_STATUS')
2843 | #define DOMAIN18_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK 0xC0000000L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dce/dce_hwseq.h:678:35: note: in expansion of macro 'DOMAIN18_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK'
678 | .field_name = blk_name ## reg_name ## __ ## field_name ## post_fix
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:637:9: note: in expansion of macro 'HWS_SF'
637 | HWS_SF(, DOMAIN18_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
| ^~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:651:17: note: in expansion of macro 'HWSEQ_DCN32_MASK_SH_LIST'
651 | HWSEQ_DCN32_MASK_SH_LIST(_MASK)
| ^~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dcn/dcn_3_2_1_sh_mask.h:2853:111: warning: initialized field overwritten [-Woverride-init]
2853 | #define DOMAIN19_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK 0xC0000000L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dce/dce_hwseq.h:678:35: note: in expansion of macro 'DOMAIN19_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK'
678 | .field_name = blk_name ## reg_name ## __ ## field_name ## post_fix
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:638:9: note: in expansion of macro 'HWS_SF'
638 | HWS_SF(, DOMAIN19_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
| ^~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:651:17: note: in expansion of macro 'HWSEQ_DCN32_MASK_SH_LIST'
651 | HWSEQ_DCN32_MASK_SH_LIST(_MASK)
| ^~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../include/asic_reg/dcn/dcn_3_2_1_sh_mask.h:2853:111: note: (near initialization for 'hwseq_mask.DOMAIN_PGFSM_PWR_STATUS')
2853 | #define DOMAIN19_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK 0xC0000000L
| ^~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dce/dce_hwseq.h:678:35: note: in expansion of macro 'DOMAIN19_PG_STATUS__DOMAIN_PGFSM_PWR_STATUS_MASK'
678 | .field_name = blk_name ## reg_name ## __ ## field_name ## post_fix
| ^~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:638:9: note: in expansion of macro 'HWS_SF'
638 | HWS_SF(, DOMAIN19_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
| ^~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:651:17: note: in expansion of macro 'HWSEQ_DCN32_MASK_SH_LIST'
651 | HWSEQ_DCN32_MASK_SH_LIST(_MASK)
| ^~~~~~~~~~~~~~~~~~~~~~~~
>> drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:112:29: warning: 'DCN_BASE' defined but not used [-Wunused-const-variable=]
112 | static const struct IP_BASE DCN_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02403C00, 0 } },
| ^~~~~~~~
In file included from drivers/gpu/drm/amd/amdgpu/../display/dc/inc/core_types.h:32,
from drivers/gpu/drm/amd/amdgpu/../display/dc/inc/resource.h:28,
from drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c:32:
drivers/gpu/drm/amd/amdgpu/../display/include/ddc_service_types.h:137:22: warning: 'SYNAPTICS_DEVICE_ID' defined but not used [-Wunused-const-variable=]
137 | static const uint8_t SYNAPTICS_DEVICE_ID[] = "SYNA";
| ^~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/include/ddc_service_types.h:134:17: warning: 'DP_SINK_BRANCH_DEV_NAME_7580' defined but not used [-Wunused-const-variable=]
134 | static const u8 DP_SINK_BRANCH_DEV_NAME_7580[] = "7580\x80u";
| ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/include/ddc_service_types.h:132:22: warning: 'DP_SINK_DEVICE_STR_ID_2' defined but not used [-Wunused-const-variable=]
132 | static const uint8_t DP_SINK_DEVICE_STR_ID_2[] = {7, 1, 8, 7, 5, 0};
| ^~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/include/ddc_service_types.h:131:22: warning: 'DP_SINK_DEVICE_STR_ID_1' defined but not used [-Wunused-const-variable=]
131 | static const uint8_t DP_SINK_DEVICE_STR_ID_1[] = {7, 1, 8, 7, 3, 0};
| ^~~~~~~~~~~~~~~~~~~~~~~
vim +/DCN_BASE +112 drivers/gpu/drm/amd/amdgpu/../display/dc/dcn321/dcn321_resource.c
265280b99822e5 Aurabindo Pillai 2022-02-21 111
265280b99822e5 Aurabindo Pillai 2022-02-21 @112 static const struct IP_BASE DCN_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02403C00, 0 } },
265280b99822e5 Aurabindo Pillai 2022-02-21 113 { { 0, 0, 0, 0, 0, 0 } },
265280b99822e5 Aurabindo Pillai 2022-02-21 114 { { 0, 0, 0, 0, 0, 0 } },
265280b99822e5 Aurabindo Pillai 2022-02-21 115 { { 0, 0, 0, 0, 0, 0 } },
265280b99822e5 Aurabindo Pillai 2022-02-21 116 { { 0, 0, 0, 0, 0, 0 } },
265280b99822e5 Aurabindo Pillai 2022-02-21 117 { { 0, 0, 0, 0, 0, 0 } },
265280b99822e5 Aurabindo Pillai 2022-02-21 118 { { 0, 0, 0, 0, 0, 0 } },
265280b99822e5 Aurabindo Pillai 2022-02-21 119 { { 0, 0, 0, 0, 0, 0 } } } };
265280b99822e5 Aurabindo Pillai 2022-02-21 120
:::::: The code at line 112 was first introduced by commit
:::::: 265280b99822e5562eb431b102f2ba773c7b2a0a drm/amd/display: add CLKMGR changes for DCN32/321
:::::: TO: Aurabindo Pillai <aurabindo.pillai@amd.com>
:::::: CC: Alex Deucher <alexander.deucher@amd.com>
--
0-DAY CI Kernel Test Service
https://01.org/lkp
reply other threads:[~2022-09-05 23:38 UTC|newest]
Thread overview: [no followups] expand[flat|nested] mbox.gz Atom feed
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202209060758.yrShPqQn-lkp@intel.com \
--to=lkp@intel.com \
--cc=Harry.Wentland@amd.com \
--cc=alexander.deucher@amd.com \
--cc=aurabindo.pillai@amd.com \
--cc=kbuild-all@lists.01.org \
--cc=linux-kernel@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®