From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0A847C433FE for ; Tue, 11 Oct 2022 14:06:22 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230044AbiJKOGU (ORCPT ); Tue, 11 Oct 2022 10:06:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:32820 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229960AbiJKOGM (ORCPT ); Tue, 11 Oct 2022 10:06:12 -0400 Received: from mail-wm1-x32b.google.com (mail-wm1-x32b.google.com [IPv6:2a00:1450:4864:20::32b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3458E8BB9C for ; Tue, 11 Oct 2022 07:06:03 -0700 (PDT) Received: by mail-wm1-x32b.google.com with SMTP id n16-20020a05600c4f9000b003c17bf8ddecso1033225wmq.0 for ; Tue, 11 Oct 2022 07:06:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20210112.gappssmtp.com; s=20210112; h=references:in-reply-to:message-id:date:subject:cc:to:from:from:to :cc:subject:date:message-id:reply-to; bh=26mHhiEWRCmHQANhFIxdEE/iPWuTtIYaTzT3xv6hslo=; b=oeN7AuVArThx+oZbvGk/gwNM3VxNzLwYQcu5kLf064t/UKrU9mbakoBpL7DwitEohl 298iSTW/oD/QWhw+DL3PJFt2RS/wiEDwDr64PKR4K1kWm8r2hddA9byQtIxmNWWbNAX7 08u+rmWzu9tuG6+R43pxq0hAR+e/Hy6V0OdQaaGW034Vfr1SboxWFqPSY+ECO7JD7n9Z 7Ezt5oWPC2AMNww6mw2uld4wz6MgH81ZpUJzwHmHsV8bc5y1C7vwcA+hBkNPDShZ5dwM uvvFUksJ7QVCa+QpFS2s1lML+Jf8hbAjHwLKzJgWvG1m3diXkJjzuQJyf7jV5vxwGq9h bcYA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=26mHhiEWRCmHQANhFIxdEE/iPWuTtIYaTzT3xv6hslo=; b=BvNpdCvIjn0Nvagcn1HcIVqISyFykQExobPwOkuWboozp6uyT1PqxeTkGScmNUbk/L 3tZJwah5I9/QAPNK8kLplyhF4TwvpsVR+LjSZw91WxmNxnOAj14Bt3LoxYJeDVHns97E wY2kHK8H/lBT38zXQc0aDgV1Yq8q/xgGUqZGlCumejwnCu81zjTW3QAsyR5nRvbyu6fu 4/m9QkD94dcdW22yWJPgDnE/HH4DKZZDhqhv3QFXZvpW/OSwCm9zqiSVuTmE8pM+gb2v s5TkbYQVnmcqhmGJc3dt4Gfr4f34Bge8ltPqCqjdlYxLWyP2DeF9F9+FhMFfpUCPS+yG n/2w== X-Gm-Message-State: ACrzQf0G493ay7iSw4lOSljF4rAOJHS298NcQRxUS4GXbM9iQ6HQL9gr SnINc9jRnj+WyzHmd8Q/WkZH5g== X-Google-Smtp-Source: AMsMyM42TrPH2It7WZFATsERY+wRF8t/tkUrjtTIWgMVcBb1POnDMnwfNKW/tIIcbw0P2a1KnAL/Nw== X-Received: by 2002:a05:600c:2b88:b0:3b4:8680:165b with SMTP id j8-20020a05600c2b8800b003b48680165bmr24926606wmc.113.1665497160582; Tue, 11 Oct 2022 07:06:00 -0700 (PDT) Received: from localhost.localdomain (192.201.68.85.rev.sfr.net. [85.68.201.192]) by smtp.gmail.com with ESMTPSA id z2-20020a5d44c2000000b0022e55f40bc7sm11437453wrr.82.2022.10.11.07.05.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Oct 2022 07:06:00 -0700 (PDT) From: Jerome Neanne To: lgirdwood@gmail.com, broonie@kernel.org, robh+dt@kernel.org, nm@ti.com, kristo@kernel.org, dmitry.torokhov@gmail.com, krzysztof.kozlowski+dt@linaro.org, catalin.marinas@arm.com, will@kernel.org, lee@kernel.org, tony@atomide.com, vigneshr@ti.com, bjorn.andersson@linaro.org, shawnguo@kernel.org, geert+renesas@glider.be, dmitry.baryshkov@linaro.org, marcel.ziswiler@toradex.com, vkoul@kernel.org, biju.das.jz@bp.renesas.com, arnd@arndb.de, jeff@labundy.com Cc: afd@ti.com, khilman@baylibre.com, narmstrong@baylibre.com, msp@baylibre.com, j-keerthy@ti.com, jneanne@baylibre.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-input@vger.kernel.org, linux-omap@vger.kernel.org Subject: [PATCH v6 2/6] DONOTMERGE: arm64: dts: ti: Add pinmux and irq mapping for TPS65219 external interrupts Date: Tue, 11 Oct 2022 16:05:45 +0200 Message-Id: <20221011140549.16761-3-jneanne@baylibre.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20221011140549.16761-1-jneanne@baylibre.com> References: <20221011140549.16761-1-jneanne@baylibre.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Interrupt occurring on PMIC TPS65219 is propagated to SOC through EXTINTn pin connected to gic500 interrupt controller Needed for driver testing but official board support pending. TI commitment is required before board upstream kick-off. Signed-off-by: Jerome Neanne Signed-off-by: Markus Schneider-Pargmann --- arch/arm64/boot/dts/ti/k3-am642-sk.dts | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am642-sk.dts b/arch/arm64/boot/dts/ti/k3-am642-sk.dts index 565b50810579..1f7ce60ecb57 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-sk.dts @@ -294,6 +294,12 @@ AM64X_IOPAD(0x00b8, PIN_INPUT, 7) /* (Y7) PRG1_PRU0_GPO0.GPIO0_45 */ >; }; + + pmic_irq_pins_default: pmic-irq-pins-default { + pinctrl-single,pins = < + AM64X_IOPAD(0x0278, PIN_INPUT, 0) /* (C19) EXTINTn */ + >; + }; }; &mcu_uart0 { @@ -352,6 +358,10 @@ compatible = "ti,tps65219"; reg = <0x30>; system-power-controller; + pinctrl-names = "default"; + pinctrl-0 = <&pmic_irq_pins_default>; + interrupt-parent = <&gic500>; + interrupts = ; buck1-supply = <&vcc_3v3_sys>; buck2-supply = <&vcc_3v3_sys>; -- 2.17.1